

Physics 123 Lecture Notes

Peter York

Summer 2019

Analog

1.1	DC Circuits	1
1.2	AC Circuits	8
1.3	Diodes and Inductors	15
1.4	BJTs: A simple view	20
1.5	BJTs: Ebers-Moll	25
1.6	BJTs: Learning to love r_e	27
1.7	Op Amps: Golden rules	32
1.8	Op Amps: Specifications	38
1.9	Op Amps: Nice positive feedback	43

Digital

2.1	MOSFETs	47
2.2	Digital Logic	51
2.3	Flip Flops	58
2.4	Counters	65
2.5	Memory	72
2.6	A/D and D/A Conversion	79
2.7	Digital Review	86

Micro

3.1	Micro I: Programmable logic and building up an ALU	95
3.2	Micro II: Dallas DS89c430 architecture and assembly language	101
3.3	Micro III: Address space decoding and more assembly language	105
3.4	Micro IV: Ports and Interrupts	109

1.1 DC Circuits

Circuit = Ckt
Parallel = ||

Circuit Sandbox

Key Terms "language of the law"
Voltage
Current
Resistance
Parallel & Series

Rules for creating a function ckt


- 1) You need a closed path for current to flow
- 2) No voltage sources in parallel!

Combining Resistors

R in series add!

$$R \text{ in } \parallel \Rightarrow R_{\text{eq}} = \frac{1}{\frac{1}{R_1} + \frac{1}{R_2}}$$


Toys (Ckt element)



Voltage Source Current Source Resistor GND
Law of the Land

- 1) Ohm's Law $V = IR$
- 2) KCL current in = current out
- 3) KVL sum of voltage drops in ckt is zero

Key Circuits



Strong Suggestion
 $R_{out} < 10R_{in}$

Voltage: A "pressure" that causes current to flow [V]

Current: Flow of charge past a point per unit time $[A] = \frac{[C]}{[S]}$ [I]


Resistance: A measure of the voltage needed to make a given current flow: $[R] = \frac{[V]}{[A]}$

Example Circuits



$$i = \frac{V}{R} = \frac{10V}{10k\Omega} = 1mA$$


$$0.001A$$




$$V = iR = (1mA)(10k) = 10V$$

Combining Sources

"series connection"




"parallel connection"




$$\text{Power dissipation in the resistor } P = 10V \cdot 1mA = 20mW$$


GND as Most Negative Voltage



GND as center voltage




Series



This is dangerous!

Parallel



This is good

Considerations for Resistors

1) Tolerance

2) Temperature

3) Power (Typical is $\frac{250}{4} \text{ mW}$ resistor)

$$P = IV = I^2 R$$


Power

~~$P = I \cdot V$~~

$$= \left[\frac{A}{S} \right] \left[\frac{V}{A} \right]$$

$$= \left[\frac{V}{S} \right] = [W]$$

Combining Resistors




$$10V = i \cdot 5k + i \cdot 5k$$


$$10V = i \cdot (10k)$$

Resistors


Extreme cases



For example




what if $R_1 \gg R_2$



$$R_{\text{total}} = R_1 + R_2$$

In series,
big resistor
dominates


Parallel




$$V = IR$$

$$R_{\text{total}} = \frac{10V}{I_{\text{total}}} = \frac{10V}{4mA} = 2.5k$$

$$R_{\text{total}} = \frac{10V}{5k} + \frac{10V}{5k} = \frac{1}{5k} + \frac{1}{5k}$$



Voltage Dividers



Extreme Cases

$$R_1 \gg R_2 \quad V_{out} \approx 0$$

$$R_2 \gg R_1 \quad V_{out} \approx V_{in}$$

$$R_2 = R_1 \quad V_{out} = \frac{V_{in}}{2}$$

$$i_1 = i_2$$

$$\frac{V_{in} - V_{out}}{R_1} = \frac{V_{out}}{R_2}$$

$$\frac{V_{in}}{R_1} = \frac{V_{out}}{R_1} + \frac{V_{out}}{R_2}$$

$$\frac{V_{in}}{R_1} = V_{out} \left(\frac{1}{R_1} + \frac{1}{R_2} \right)$$



$$\frac{V_{in}}{R_1} = V_{out} \left(\frac{R_2 + R_1}{R_1 R_2} \right)$$

General Rule



$$V_{out} = V_{in} \frac{R_2}{R_1 + R_2}$$

Extreme
cases
check
out

What is the difference between:




* These circs look different to the outside world!



✓ Still delivers
5V to the
load

Thevenin Equivalent Circuits

You can represent any network of voltage sources and resistors as a single voltage source in series with a resistor




$$i_{SC} = \frac{10V}{100k\Omega} = 0.1mA$$


$$V_{TH} = V_{open\ circuit}$$

$$R_{TH} = \frac{V_{open\ circuit}}{I_{short\ circuit}}$$

$$= \frac{5V}{0.1mA} = 50k\Omega$$



$$i_{SC} = \frac{10V}{100\Omega}$$



$$i_{SC} = \frac{10V}{100\Omega} = 0.1A$$


General Rule: $R_{out} < 10 \cdot R_{LOAD}$ to not disrupt
the behavior of the upstream circuit

Impedance:

If you apply some voltage ΔV , what change
in current ΔI , will the circuit respond with?



$Z = \frac{\Delta V}{\Delta I}$ is the impedance at that point

Example:




$$Z = \frac{\Delta V}{\Delta V/R} = R$$


$$\Delta V = \Delta I R$$



Restating Thevenin




Output Impedance: Resistance to ground with voltage sources short circuited (replaced by wires) and current sources open circuited)



$$R_{\text{out}} = \frac{1}{\frac{1}{100k} + \frac{1}{100k}} = 50k$$

Equivalent to R_{TH}

Input Impedance: Resistance from input to ground
"LOAD Resistance"



Input Impedance should be 10x the output impedance

Capacitors!

$$Q = CV$$

$$\frac{dQ}{dt} = C \frac{dV}{dt}$$

$$\Rightarrow i = C \frac{dV}{dt}$$

In series: $\frac{1}{C_1} + \frac{1}{C_2} = \frac{1}{C_{eq}}$

$$\frac{Q}{C_1} + \frac{Q}{C_2} = \frac{Q}{C_{eq}}$$

$$\frac{1}{C_1} + \frac{1}{C_2} = \frac{1}{C_{eq}}$$

In parallel: $C_1 + C_2 = C_{eq}$

Parallel Plate Capacitor

permittivity $\epsilon_0 \epsilon_r$ ~ dielectric strength
 $C = \frac{\epsilon_0 \epsilon_r A}{d}$ ~ area
 plate separation

$$C_{eq} = C_1 + C_2$$

$$Q_1 + Q_2 = Q_{eq}$$

$$C_1 V + C_2 V = C_{eq} V$$

$$\underline{C_1 + C_2 = C_{eq}}$$

Nomenclature

Picofarads 10^{-12}

microfarads 10^{-6}


Example

$$"101" = 10 \cdot 10^9 \text{ pF}$$

$$"0.001" = 0.001 \mu\text{F} = 1 \text{ nF}$$

$$104 = 10 \cdot 10^4 \text{ pF} = 0.1 \mu\text{F}$$

Electrolytic $> 1 \mu\text{F} \Rightarrow$ Polarity matters! Negative side
 Polarity matters! needed with a bar.


Time Domain Capacitor Behavior

$$i = C \frac{dV}{dt}$$


$$(1) \frac{dV}{dt} = \frac{1 \text{ mA}}{1 \mu\text{F}} = 1000 \frac{\text{V}}{\text{s}}$$

$$(2) \frac{dV}{dt} = \frac{0}{1 \mu\text{F}} = 0$$


$$(3) \frac{dV}{dt} = -1000 \frac{\text{V}}{\text{s}}$$



Replace the current source w/ a more useable one:




$$i = C \frac{dV}{dt}$$





$$\frac{V_{in}/R}{C} \quad V_{out} = V_{in}(1 - e^{-t/\tau_{RC}})$$

Frequency Domain View of Capacitors




$$\left. \begin{array}{l} t=0 \Rightarrow V_{out}=0 \\ t \rightarrow \infty \quad V_{out}=V_{in} \\ t=\frac{RC}{\tau} \quad V_{out}=0.63 V_{in} \end{array} \right\} \text{extreme cases}$$

$$\begin{aligned} \tau &: 63\% \\ 3\tau &: 95\% \\ 5\tau &: 99\% \end{aligned}$$




Question: If you are given the following signals:



How do you keep one signal and attenuate the other?


This motivates filtering!

~~filtering = keeping~~ signal that you want and attenuating noise or otherwise unwanted signals




At high frequencies

$$\frac{1}{f} \Rightarrow \text{short circuit}$$



High Pass filter




At low frequencies


$$\frac{1}{f} \Rightarrow \text{open circuit}$$

$$i = C \frac{\Delta V}{\Delta t} \quad \text{or} \quad i = C \frac{dV}{dt}$$


Think about a high frequency signal:



extreme case: Square wave




For a low frequency signal:




$\frac{dV}{dt} \Rightarrow \text{very small} \Rightarrow i \text{ is also very small}$
 $Z_C \text{ is large}$

Redraw Low Pass for extreme cases




Low Frequency



High Frequency

Quantifying Filter Behavior

Low Pass V_{in}



$$Z_C = \frac{1}{j\omega C}$$

"Complex Impedance"

$$j = \sqrt{-1} \quad "i"$$

$$\omega = 2\pi f \quad [\text{rad/s}]$$

C: Capacitance $\approx [F]$

We can combine impedances just like resistors

$$\frac{V_{out}}{V_{in}} = \frac{\frac{1}{j\omega C}}{\frac{1}{j\omega C} + R}$$



$$\text{Recall: } \frac{V_{out}}{V_{in}} = \frac{R_2}{R_1 + R_2}$$

$$= \frac{1}{1 + j\omega RC}$$

$$= \frac{1}{1 + j\omega \tau}$$

$$\left(\frac{Z_1}{Z_2}\right) = \frac{13.1}{12.2}$$

$$\left| \frac{V_{out}}{V_{in}} \right| = \frac{1}{1 + j\omega \tau} = \frac{1}{\sqrt{1 + \omega^2 \tau^2}}$$

$$\cancel{j^2} = -1$$

$$|z| = \sqrt{Re(z)^2 + Im(z)^2}$$

"Magnitude of a complex number"

$$Im(z)$$

$$\omega \tau$$

$$|z|$$

$$+ Re(z)$$

We care about trends.
global

$$P_{dB} = 20 \log_{10} \left(\left| \frac{V_{out}}{V_{in}} \right| \right)$$

$$= 20 \log_{10} \left(\frac{1}{\sqrt{1 + \omega^2 \tau^2}} \right)$$

Extreme case

$$\omega \rightarrow 0 \quad 20 \log_{10} 1 = 0 \text{ dB}$$

$$\omega \rightarrow \infty \quad 20 \log_{10} (\cancel{\omega^{-10}}) = -\infty \text{ dB}$$


$$\omega \rightarrow 1/\tau$$

really small τ

$$20 \log_{10} \left(\frac{\tau}{2} \right) = -3 \text{ dB}$$

Use f_{3dB} and f_{-3dB} interchangeably

$$\omega_c \rightarrow 1/\tau, P_{dB} \rightarrow -3dB \quad \left| \frac{V_{out}}{V_{in}} \right| \rightarrow \frac{\sqrt{2}}{2} \approx 0.7$$



$$\omega = 2\pi f$$

$$\omega_c = 2\pi f_c = 1/\tau$$

$$f_c = \frac{1}{2\pi\tau} = \frac{1}{2\pi RC}$$

$$f_c = f_{3dB}$$

Decade
→ corresponds
to one change
in power of 10
 $10KHz \rightarrow 100KHz$
or
 $100Hz \rightarrow 1kHz$

Octave
Multiple of
2 of
signal

Check this!

$$f_p = \frac{f_c}{2} \Rightarrow \left| \frac{V_{out}}{V_{in}} \right| \approx 0.9 \Rightarrow -1dB$$

p = pass

$$\left| \frac{V_{out}}{V_{in}} \right| = \frac{1}{\sqrt{1 + \omega^2 \tau^2}}$$

$$\omega = \frac{1}{2\tau} \Rightarrow \frac{1}{\sqrt{1 + \frac{1}{4\tau^2}}} = \frac{1}{\sqrt{\frac{5}{4}}} = \frac{2}{\sqrt{5}} \approx 0.9$$

Ideal filter would have very steep roll-off or slope

Slope: $\left| \frac{V_{out}}{V_{in}} \right| = \frac{1}{\sqrt{1 + \tau^2 \omega^2}}$ At high f, $\omega \gg 1/\tau$

$$\approx \frac{1}{\sqrt{\omega^2}}$$

$$\approx \frac{1}{\omega}$$

$$P_{dB} = 20 \log_{10} \left(\frac{1}{\omega} \right)$$



$$= -20 \log_{10} \omega$$

$$\text{if } \omega = 10^2 \quad P_{dB} = -40dB$$

$$\omega = 10^3 \quad P_{dB} = -60dB$$

$$\omega = 10^4 \quad P_{dB} = -80dB$$

High Pass



$$\left| \frac{V_{\text{out}}}{V_{\text{in}}} \right| = \frac{\omega \gamma}{\sqrt{1 + \omega^2 \gamma^2}}$$

$\omega \rightarrow 0$

$$20 \log_{10} \left(\frac{\omega \gamma}{\sqrt{1 + \omega^2 \gamma^2}} \right) \Rightarrow -\infty$$

$\omega \rightarrow \infty$


$$20 \log_{10}(1) \Rightarrow 0$$

$\omega \rightarrow 1/\gamma$

$$20 \log_{10} \left(\frac{f_p}{2} \right) = -3 \text{ dB}$$


Impedances for filters

Low-Pass



$$Z_{\text{in, worst-case}} = R$$

Two cases:



*

We want /


By input impedance

* Small output impedance



$$\text{Recall } Z_C = \frac{1}{j\omega C}$$

~~high pass~~

$$Z_{\text{out, worst-case}} = R = \frac{1}{j^2 \pi f C}$$





Homework 2 Q7 Guidance




For both of these connections,

$$\# Z_{in} > 10 Z_{out}$$



First, one more capacitor concept:



This is called "Biasing"

Important for transistor circuits!

To calculate the f_{3dB} of this circuit, use $R = R_1 \parallel R_2$

I) Inductors


- Inductance : [H] μH and mH

Capacitor vs Inductor


$i = C \frac{dv}{dt}$	$v = L \frac{di}{dt}$
can't charge Voltage: instantaneously	can't charge current instantaneously
$Z_C = \frac{1}{j\omega C}$ "wire" "open circuit"	$Z_L = j\omega L$ ~ inductance "open circuit" "wire"
High frequency Low frequency	

What can we do w/ inductors?

RLC Notch Filter




V_{out}/V_{in}



This filter attenuates a narrow range of frequencies


RLC Band Pass



$$\text{Recall: } \frac{V_{\text{out}}}{V_{\text{in}}} = \frac{R_2}{R_1 + R_2}$$



$\frac{V_{\text{in}}}{V_{\text{out}}} = \frac{\frac{1}{j\omega C} + \frac{1}{R_2}}{\frac{1}{R_1} + \frac{1}{j\omega C} + \frac{1}{R_2}}$

equivalent
impedance of
cap and inductor
in ||



The shape of the response curve
is captured by the "Quality Factor"

$$Q = \frac{f_R}{\Delta f}$$



$$Q = 2\pi f_R R C \quad \text{for parallel RLC circuits}$$

Diodes

- Two terminal component

Anode cathode

allows current flow in one direction!

- Typically use "signal diodes"


Current rating $\sim 100\text{mA}$

- Sometimes use "power diodes"


Current rating $\sim 1\text{A}$ and up

- Further reading look PN junction



Perfect diode



In Reality



Example Circuits



Whenever your diode is conducting, think about as a wire with a 0.6V voltage drop.



V_f

If $V_{in} = 0.5\text{V}$, V_{out} would need to go to -0.1V , and then we violate Kirchoff's current law would

Transition point $\Rightarrow V_{in} = 0.6\text{V}$


Think about as "Saturation".

"Clamp"




A subtle question: How to choose between rectifier & clamp?

Rectifier





clamp



We care about the time when V_{out} tracks V_{in}

Rectifier: conduction across a diode

Clamp: conduction across a resistor
for rectifier




$R_{out} = R_{out, \text{source}}$

For the clamp,

$R_{out} = R_{out, \text{source}} + R_{clamp}$


You can double clamp!




For clamp, can you just
eliminate resistor and
rely on R_{out} of source?

One last diode circuit

Full-wave bridge rectifier



- Trace full path for current
- conducts for both pos + neg inputs




This is a wavy but acceptable DC signal
Waviness is called "Ripple"

How to further reduce ripple?


Other Diodes

Schottky Diode

$$V_f \approx 0.3 V_i$$



Zener Diode




V_z follows E12 & E24 series values

Typical: 5.6 V

$\geq I_z$ is current required to put zener into reverse conduction

I_z typically 5 - 10 mA



$$\frac{4.4V}{10m\Omega} \Rightarrow R = 440\Omega$$

Zener is a great voltage reference!

If our goal is stable V_{out} , then zener is the way to go!


Hedges against V_{Supply}/V_{BAT} drop:

For HW4: LEDs!




- Polarity matters
- V_F typically around 2 V
- I_F maximum typically around 20 mA

Typical circuit:





Transistors - BJTs

- Bipolar Junction Transistor
- Labeled "a" circuit diagrams
- Two types: NPN and PNP




- Three main regions of operation



Constant Current Source

Example: I_{CQ}



$$V_E = 5.6V - 0.6V$$


$$= 5V$$

$$I_E = \frac{5V}{5k\Omega} = 1mA$$

$$I_C = I_E = 1mA$$

$$V_C = 10V - (100\Omega)(1mA)$$

$$= 9.9V$$




Same,
but

$$V_C = 9V$$


Same,
but

$$V_C = 10V - (4.8k\Omega)(1mA)$$

$$= 5.2V$$



Example:



Follower

If V_{in} is small enough such that the transistor stays in the forward active region, then

$$V_{out} = V_{in} - 0.6V$$

Input Impedance

(1) Apply ΔV_B at the base. The change at the emitter will also be ΔV_B . So $\Delta V_E = \Delta V_B$


$$(2) \Delta I_E = \frac{\Delta V_E}{R_E} = \frac{\Delta V_B}{R_E}$$

$$(3) \Delta I_E = (1+\beta) \Delta I_B$$

$$(4) \frac{\Delta V_B}{R_E} = (1+\beta) \Delta I_B$$

$$(5) R_{IN} = \frac{\Delta V_B}{\Delta I_B} = (1+\beta) R_E$$

Output Impedance



(1) Apply ΔV_E . This yields $\Delta V_B = \Delta V_E$

$$(2) \text{ Now, } \Delta I_B = \frac{\Delta V_B}{R_{\text{source}}} = \frac{\Delta V_E}{R_{\text{source}}}$$

$$(3) \text{ We know that } \Delta I_E = (1 + \beta) \Delta I_B + \frac{\Delta V_E}{R_E}$$

(4) Substitute:

$$\Delta I_E = (1 + \beta) \frac{\Delta V_E}{R_{\text{source}}} + \frac{\Delta V_E}{R_E}$$


$$\Delta I_E = \left(\frac{1 + \beta}{R_{\text{source}}} + \frac{1}{R_E} \right) \Delta V_E$$



$$R_{\text{out}} = \frac{\Delta V_E}{\Delta I_E} = \frac{1}{\frac{1 + \beta}{R_{\text{source}}} + \frac{1}{R_E}}$$

small


$$R_{\text{out}} \approx \frac{R_{\text{source}}}{1 + \beta}$$

Example to illustrate power of follower:






Problem appears when V_E hits 5V





If input decreases further




currents at #
emitter need to
sum to zero
NPN only wants
to source current

Solution to this asymmetry problem:




Improved Push-Pull



(1) Resistor body diodes into forward conduction

(2) Resistors provide base current to transistors




One last, important circuit:

AC common-emitter amplifier.

Now we are amplifying voltage

Example:



First, look at quiescent conditions ($V_{in} = 0$):

$$V_B = \frac{R_2}{R_1 + R_2} V_s = \frac{10k}{100k + 10k} \cdot 20V = 1.6V$$

$$V_E = V_B - 0.6V = 1.0V$$

$$I_E = \frac{1V}{1k} = 1mA$$

$$I_C = I_E = 1mA$$

$$V_{out} = 20 - (10k)(1mA) = 10V \quad \text{"centered output"}$$

Now, let's see what happens when we apply some input:

$$\Delta V_{in}$$

$$\Delta V_E = \Delta V_{in}$$

$$\Delta I_E = \frac{\Delta V_E}{1k R_E} = \frac{\Delta V_{in}}{R_E 1k}$$

$$\Delta I_C = \Delta I_E = \frac{\Delta V_{in}}{1k}$$

$$\Delta V_{out} = -(10k) \frac{\Delta V_{in}}{1k}$$

$$\frac{\Delta V_{out}}{\Delta V_{in}} = -10$$

$$G = -\frac{R_C}{R_E}$$


"Gain"

{ What happens w/ small R_E ?

(-) indicates inversion


Refined Transistor Model

Yesterday:




Today:

\$V_{BE}\$ can vary slightly: \$0.2 - 0.8\$ V

\$V_{BE}\$ determines \$i_C\$ according to $i_C = i_s (e^{\frac{V_{BE}}{25mV}} - 1)$ 

Flip the axes:



Take log of both sides

$$\ln(i_C) \approx \ln(i_s) + \frac{V_{BE}}{25mV}$$

$$r_e = \frac{\Delta V_{BE}}{\Delta I_C} = \frac{25}{I_C (\text{in mA})} \Omega$$

$$V_{BE} = \frac{25mV \cdot \ln(i_C)}{r_e}$$


$$\frac{dV_{BE}}{di_C} = \frac{25}{(i_C) \text{mA}} \Omega$$

- The upshot:
- We lump the complex Ebers-Moll relation in one simple parameter $\Rightarrow r_e$
 - We only need to use this refined model when r_e is of a similar size to the other resistors in your circuit.

\Rightarrow Or, as a heuristic, if something is too good to be true - i.e. $Z_{out}=0$ or $G_m=\infty$

Two cases in which r_e is needed:

Yesterday:




Grounded Emitter Amplifier

$$\frac{V_{out}}{V_{in}} = -\frac{R_C}{R_E}$$

$$R_E \rightarrow 0 \quad \frac{V_{out}}{V_{in}} \rightarrow \infty$$

Today:



r_e is "intrinsic emitter resistance"

$$r_e = \frac{25}{I_c(\text{mA})} = \frac{25}{1} = 25\Omega$$

$$G = \frac{V_{out}}{V_{in}} = -\frac{R_C}{r_e + R_E}$$

if $R_E \rightarrow 0$

$$\frac{V_{out}}{V_{in}} = -\frac{R_C}{r_e}$$

When to care about r_e ?


$$r_e = 25\Omega$$

if $R_E > 250\Omega$

r_e doesn't matter


Follower

Yesterday:



$$R_{out} = 7.5k \parallel \frac{50\Omega}{\beta} \approx \frac{50}{\beta} \approx 0.5\Omega$$

Today:



$$R_{out} = 7.5k \parallel \frac{50\Omega}{\beta} + r_e \approx 25\Omega$$

$$\approx 25\Omega$$



r_e puts a floor on follower output impedance.

Today's Topics

- Distortion explained by r_e
- Temperature (in)stability of transistors
- Difference Amplifier

Distortion

In lab you had this circuit:



V_{out}	$I_c(\text{mA})$	$r_e(\Omega)$	Gain	ΔV_{out}	$\Delta V_{in}(V)$
14.8	0.03	940	8	7.3	-0.9
12.5	0.33	75	100	5.0	-0.05
10	0.66	38	200	2.5	-0.012
7.5	1*	25	300	0	0
5	1.33	19	400	-2.5	0.006
2.5	1.66	15	500	-5.0	0.01
0.2	2	12.5	592	-7.3	0.012


$$I_c = \frac{15 - V_{out}}{7.5k} \quad r_e = \frac{25}{I_c(\text{mA})} \quad G = \frac{7.5k}{r_e} \quad \Delta V_{in} = \frac{V_{out}}{G}$$

- Symmetric input gives asymmetric output

$$\Delta V_{out}$$

$$= V_{out} - 7.5V$$

- Input shape is distorted




- To correct, sacrifice gain for stability
⇒ add R_E

Temperature instability:

- Transistors are very sensitive to temperature changes!
- Quantify:

- I_c grows at about 9% per $^{\circ}\text{C}$, if you hold V_{BG} constant

- V_{BG} falls at $2\text{mV}/^{\circ}\text{C}$. if you hold I_c constant




$I_c(\text{mA})$	$T(^{\circ}\text{C})$
1	25
1.09	26
:	:
2	33

The guisecent voltage

is changing dramatically - this is bad!

→ Only 8°C resulted in $V_{out,\text{guisecent}} \approx 0\text{V}$

Simple remedy: Add an emitter resistor




(1) Increase in Temp raise I_c

(2) Increasing I_c increases V_E

(3) Since V_B is fixed, V_{BE} shrinks

(4) Since V_{BE} shrinks, I_c decreased.


Stable! Negative Feedback
is the key here.



- Other Temp Stability methods rely on putting multiple transistors on a single die, so that they all see the same temp change.


Difference Amplifier

- Main idea - amplify the difference between two signals and attenuate the common component of the signals.
- Implementation:



• First step in analysis is to look at quiescent behavior:

$$V_{in,1} = V_{in,2} = 0V$$



$$V_E = -0.6V$$

$$V_A \approx -1V$$

$$I_{TAIL} = \frac{-1 - (-15)}{10K} \approx 1.5mA$$


Because R_c doesn't affect current, then the current must be shared equally between the two branches

$$\begin{aligned} V_{out} &= 15 - 0.75mA \cdot 10K \\ &= 7.5V \end{aligned}$$

sits at center of possible output swing.

- Now look at differential gain

→ apply opposite signals at the inputs
"raise one, lower the other"




→ Key insight: Point A is at a fixed voltage, so all the change in current must occur across the 100Ω resistors! This will evoke a change in output voltage given by:

$$\text{Familiar "G_m" equation} \Rightarrow \frac{\Delta V_{out}}{(\Delta V_{in}/2)} = \frac{10K}{100\Omega + r_e} \quad r_e = \frac{25}{.75} \approx 33\Omega$$

$$\text{Differential Gain} \quad G_{DIFF} = \frac{\Delta V_{out}}{\Delta V_{in}} = \frac{10K}{2(100\Omega + 33\Omega)} \approx 37.5$$

- Common Mode Gain

→ same signal to both inputs



Now, the change in current will occur across r_e , 100Ω , and the 10k tail resistor.

This evokes a change in voltage at the collector

$$G_{CM} = \frac{\Delta V_{out}}{\Delta V_{in}} = \frac{10k}{100\Omega + r_e + 2(10k)} \approx \frac{1}{2}$$

Because tail current is shared by the two branches,

this R looks twice as big

- Common Mode Rejection Ratio (CMRR)


is a performance metric for differential amplifiers

$$CMRR = \frac{G_{DIFF}}{G_{CM}}$$

For our design
 $CMRR = \frac{37.5}{1/2} = 75$

$$(CMRR)_{dB} = 20 \log_{10} \left(\frac{G_{DIFF}}{G_{CM}} \right)$$

- In general:



$$G_{DIFF} = \frac{R_C}{2(R_E + r_e)}$$

$$G_{CM} = \frac{R_C}{R_E + r_e + 2R_{TAIL}}$$

$$CMRR \approx \frac{R_{TAIL}}{R_E + r_e}$$

- To increase CMRR, increase R_{TAIL} , decrease R_E .

- Use a current source (high R_{out}) for R_{TAIL}


1.7 Op Amps: Golden rules

Physics 123

Summer 2019

Op-Amps I

Operational Amplifier - "Op Amps"



For our op-amp:

$$G \approx 600-700$$


For op-amp TCS:

$$G \approx 10^5 \text{ to } 10^6$$

Define (+) terminal as: non-inverting input

(-) terminal as: inverting input

Circuit #1: Follower



$$V_{out} = G(V_{in} - V_{out})$$

$$(1 + G)V_{out} = G(V_{in})$$

$$\frac{V_{out}}{V_{in}} = \frac{G}{1+G}$$


if $G \gg 1$,

$$\boxed{\frac{V_{out}}{V_{in}} \approx 1}$$

Negative Feedback

The output is fed back to the (-) input.

Circuit #2: Non-inverting Amplifier




$$\left(1 + \frac{G R_1}{R_1 + R_2}\right) V_{out} = G V_{in}$$

$$\frac{V_{out}}{V_{in}} = \frac{G}{1 + G \frac{R_1}{R_1 + R_2}}$$


if $G \gg 1$

$$\boxed{\frac{V_{out}}{V_{in}} = \frac{1}{\frac{R_1}{R_1 + R_2}} = 1 + \frac{R_2}{R_1}}$$

Circuit #3: Inverting Op Amp



No current into op-amp



$$\text{op-amp says: } V_{\text{out}} = G(V_{(+)} - V_{(-)})$$

$$= G(0V - \left(\frac{R_1}{R_1+R_2} (V_{\text{out}} - V_{\text{in}}) + V_{\text{in}} \right))$$

$$V_{\text{out}} + G \frac{R_1}{R_1+R_2} V_{\text{out}} = -GV_{\text{in}} + G \frac{R_1}{R_1+R_2} V_{\text{in}}$$

$$V_{\text{out}} \left(1 + G \frac{R_1}{R_1+R_2} \right) = V_{\text{in}} G \left(\frac{R_1}{R_1+R_2} - 1 \right)$$

$$\frac{V_{\text{out}}}{V_{\text{in}}} = \frac{G \left(\frac{R_1}{R_1+R_2} - 1 \right)}{1 + G \frac{R_1}{R_1+R_2}}$$

Tedious Algebra Motivates
Need for simpler rules!

Golden Rules:

When you employ negative feedback:

#1 output drives the input terminals to the same voltage

#2 the inputs draw no current.

$G \gg 1$


$$\approx \frac{\frac{R_1}{R_1+R_2} - 1}{\frac{R_1}{R_1+R_2}}$$

$$= 1 - \frac{R_1+R_2}{R_1}$$

$$= 1 - 1 - \frac{R_2}{R_1}$$

$$\boxed{\frac{V_{\text{out}}}{V_{\text{in}}} = -\frac{R_2}{R_1}}$$

Resistive Inverting Op Amp w/ golden rules:



Fraction fed back

GR#1: Voltage at (-) terminal will be $\approx 0V$

GR#2: (-) and (+) terminals draw no current

$$KCL: i_1 = i_2$$

$$\frac{V_{in}}{R_1} = \frac{0V - V_{out}}{R_2}$$


$$\frac{V_{in}}{R_1} = - \frac{V_{out}}{R_2}$$

$$\boxed{\frac{V_{out}}{V_{in}} = - \frac{R_2}{R_1}}$$

Example


$$\text{choose } R_2 = 3\text{K}$$

$$R_1 = 1\text{K}$$



Analogous in purpose to the common emitter amp
but much more user friendly

Output Range is set by the voltage supplies.



$$i_1 + i_2 + i_3 = i_f \quad (\text{KCL})$$


$$\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} = -\frac{V_{\text{out}}}{R_f}$$

$$\Rightarrow V_{\text{out}} = -R_f \left(\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right)$$

$$\text{if } R_1 = R_2 = R_3 = R_f$$


$$\underline{\underline{V_{\text{out}} = - (V_1 + V_2 + V_3)}}$$

what if:



$$\underline{\underline{V_{\text{out}} = V_1 + V_2 + V_3}}$$

Input and output impedances of Op Amps



GR#1: (-) and (+) inputs are driven to the same voltage.

Apply ΔV at input, $\Delta i = \frac{\Delta V}{R_1}$

$$R_{in} = \frac{\Delta V}{\Delta i} = \frac{\Delta V}{\Delta V/R_1} = R_1$$


Try to apply ΔV at output, negative feedback, fights back and squelches the ΔV wobble.

$$R_{out} = \frac{\Delta V}{\Delta i} \approx \frac{0}{\Delta i} = 0 \Omega$$

Case #2:
Follower

a.k.a. "buffer"


GR#2: Inputs draw no current



As before, $R_{out} \approx 0 \Omega$ Very Small

Now, $R_{in} = \frac{\Delta V}{\Delta i} \approx \infty$ Very Large

Circuit #5 : Current to Voltage converter




$$i_{in} = i_f$$

$$i_{in} = -\frac{V_{out}}{R_f}$$

$$V_{out} = -i_{in} R_f$$

Circuit #6 : Improved Current Source



$$i_{const} = \frac{V_{Div}}{R_E} \approx 0.6 \text{ mA}$$

For this ckt

Small imperfections in current sources related to "Early Effect" that feedback remedies. negative

Op-Amp Characteristics

(roughly in order of importance)

(1) Output Voltage Range

- Most of the time, the output voltage can't go from V_{ee} to V_{cc} .
- For LF411 w/ $\pm 15V$ supplies, output range is $\pm 13.5V$
- Note diode drops
- Two special types

"Single-Supply Op Amps"

↳ Used in battery-driven circuits

↳ output can go all the way down to V_{ee}

↳ Usually choose V_{ee} to be GND

↳ Example: LM358


"Rail-to-Rail opamps"

↳ Output swings all the way from V_{ee} to V_{cc}

↳ Example is: LMH6645.

(2) Input Voltage Range

- Most of the time, the inputs can't go down to V_{ee} or up to V_{cc}
- LF411 w/ $\pm 15V$ supplies, input range is $\pm 11V$
- a.k.a. "Common-mode input range"
- Note can also get rail-to-rail inputs
- Single supply op-amps accept input voltages down to V_{ee} .




$$V_{out} = A_{VOL} (V_{in}^+ - V_{in}^-)$$

(3) Supply Voltage Range

- Op Amps only properly operate for some range of V_{ee} & V_{cc}
- LF411, $3.5 < V_{cc} < 18 \text{ V}$ What limits ~~$V_{cc, \text{max}}$~~ ?
- $-18 < V_{ee} < -3.5 \text{ V}$


(4) Output Current Limit

- Op Amps usually can't source or sink large amounts of current
- LF411 source 20mA (min)
sink 10mA (min)
- Current-limiting resistors protect push-pull output of op-amp



(5) Gain Roll-off

- Op-Amp gain decreases w/ frequency.
- LF411: 4 MHz




- The real issue is effectiveness of negative feedback degrades with decrease A_{VOL} .

(6) Slew Rate


- Defined as the max $\frac{\Delta V}{\Delta t}$ of the op-amp output
- LF411: $15 \text{ V}/\mu\text{s}$
- Also due to compensation capacitor.

(7) V_{offset} : The voltage difference ^{in input voltage} necessary to bring the output to zero.

Pictorially:



If:




This would saturate

(go to V_{cc} or V_{ee})

- Due to imperfect matching behavior between the two sides of the differential stage.
- LF411, typical is 0.8 mV

- Example R_2



Because of V_{offset} ,

$V_{\text{in}}^{(-)}$ won't sat at 0V, but will sat at $-V_{\text{offset}}$ instead.

$$\Rightarrow \text{error} \sim \left(\frac{R_2}{R_1} V_{\text{offset}} \right)$$

(8) I_{Bias} : The very small amount of current flowing into or out of the input terminals


- LF411, 50 pA typical at 25°C
- I_{Bias} is average of two input currents
- Only matters in two edge cases
 - ↳ You use really big resistors ($\sim 10\text{ M}$)
 - ↳ Can cause errors if you use mismatched resistive paths.

(9) I_{offset} : Difference in input currents.

- LF411, 25 pA (typical)
- Can cause errors w/ big resistors.

Some More Op-Amp Circuits:

(1) Integrator



$$i_{in} = \frac{V_{in}}{R} \quad i_f = -C \frac{dV_{out}}{dt}$$


$$i_{in} = i_f \quad (\text{KCL})$$

$$\frac{V_{in}}{R} = -C \frac{dV_{out}}{dt}$$

$$\Rightarrow \frac{dV_{out}}{dt} = -\frac{1}{RC} V_{in}$$

$$V_{out} = -\frac{1}{RC} \int V_{in} dt$$

(2) Differentiator



$$i_{in} = C \frac{dV_{in}}{dt} \quad i_f = -\frac{V_{out}}{R}$$


$$i_{in} = i_f \quad (\text{KCL})$$

$$C \frac{dV_{in}}{dt} = -\frac{V_{out}}{R}$$

$$\Rightarrow V_{out} = -RC \frac{dV_{in}}{dt}$$


This circuit has issues at high frequencies

Not quite right



Feedback is feeble.

(3) Practical Differentiator




1.9 Op Amps: Nice positive feedback


TIIS summer 2011 Op-Amps III: Nice Positive Feedback

7/11

Question: What does this do? Compared input to zero




Now, we choose comparison level



Dedicated ICs to do this comparison task.

- LM311 "Open Collector Output" - output is collector of npn transistor.



Note: Assume biasing is taken care of inside op-amps.

Typical Choices:

$$V_{high} = 5V$$


$$V_{low} = 0V \text{ GND}$$

$$R_{pullup} = 4.7K$$

Transistor on: $V_{out} = V_{low}$

Transistor off: $V_{out} = V_{high}$

Example:




Transistor turns on when

$$V_{in}^{(+)} < V_{in}^{(-)}$$

If $V_{in}^{(-)} > V_{in}^{(+)}$, $V_{out} = 0V$

$V_{in}^{(-)} < V_{in}^{(+)} \text{, } V_{out} = 5V$

input voltage scale





Two key challenges with ~~compared~~ ^{these type} of comparisons


- Noise can create multiple zero crossings.
→ Hysteresis solves this!
- Slowly changing inputs can result in slow output swings.

Example:

Example w/hysteresis




output swing



$$V_{out} = 5V$$

$$V^+ = \frac{1K}{100K+1K} \cdot 5V$$

$$V^* = 0.05V \text{ } 50mV$$




$$V_{out} = 0V$$

$$V^+ = 0V$$

- What if V_{in} is centered at 50mV?

- Center your switching levels about center of V_{in} .

Another Example





- Choose $R_f \gg R_{pullup}$

- This is for case of V_{in} centered about 2.5V

- Most of the time, center of hysteresis will be at nominal switching threshold.
- Lots of ways to build positive feedback to give desired hysteresis
- Positive feedback speeds up output transitions.

Oscillators

(1) RC Relaxation Oscillator



- Assume current is approximately constant

$$I = C \frac{\Delta V}{\Delta t}$$


$$\frac{15V}{100K} = 0.01\mu F \frac{2.8V}{\Delta t}$$

$$\Delta t = 2\Delta t$$

$$f = 1/T$$

(2) '555 RC Oscillator Timer

- Versatile and ubiquitous IC for oscillator circuits




0 \Rightarrow 0V

1 \Rightarrow 5V

$$T = 0.7 (R_A + 2R_B) C$$

$$f = \frac{1}{T} \approx \frac{1.4}{(R_A + 2R_B) C}$$



- Ratio of R_A & R_B is related to time high and time low

Duty cycle: % of time that the output is high.

$$D = \frac{R_A + R_B}{R_A + 2R_B}$$

Metal Oxide Semiconducting Field Effect Transistor (MOSFETs)

Basic Understanding: Voltage Controlled Switches

Key Attribute: Very high input impedance
(10^{12} to $10^{14} \Omega$)

Key Application: Foundation of modern digital logic (logic switching)


Other Applications: Analog switching, Power switching

Key Types: NMOS Enhancement Mode (NMOS)

PMOS Enhancement Mode (PMOS)

Analogous to NPN & PNP Bipolar Transistors

gap reminds you
of high gain



V_T : "Threshold Voltage"

Example
NMOS 3N170


$$V_{T, \min} = 1 V$$

$$V_{T, \max} = 2 V$$

Normal Operation

- Gate is the input, drain is output
- Drain is more positive than Source
- Gate to source voltage (V_{GS}) controls the switch state.
 - ↳ $V_{GS} > V_T$, switch is closed
 - ↳ $V_{GS} < V_T$, switch is open
- Body diode typically connected to negative most voltage in circuit
 - ↳ typically source, but sometimes a negative supply
- We don't want body diode to conduct, typically

PMOS Symbolically




V_T typically
1 to 2.5 V

Normal Operation

- Source is higher voltage than drain
- V_{GS} controls switch state.
 - ↳ $V_{SG} < V_T$ switch is off
 - ↳ $V_{SG} > V_T$ switch is on
- Body diode is connected to most positive voltage in ckt.

Basic Logic Gate

NMOS Inverter



When $V_{in} = 0V$, $V_{GS} = 0V$, $V_{GS} < V_T$,
So switch is off, $V_{out} = 5V$


When $V_{in} = 5V$, $V_{GS} = 5V$, $V_{GS} > V_T$,
So switch is on, $V_{out} \approx 0V$

Two issues w/ this approach

- (1) Power Dissipation in the resistor when the switch is on.
- (2) Output rise is slow for high levels because ~~resistor~~ Stray capacitance at the output ~~is~~ must be driven by the resistor.

MOSFETS

Aside: Transistors have pesky capacitances that can slow down switching!



On Spec Sheets

C_{iss}	$C_{GD} + C_{GS}$	Input capacitance
C_{oss}	$C_{GD} + C_{DS}$	Output capacitance
C_{rss}	C_{GD}	Feedback capacitance

For 3N170:

$$C_{iss} = 5 \text{ pF}$$


$$C_{rss} = 1.3 \text{ pF}$$

$$C_{DB} = 5 \text{ pF } (C_{DS})$$

↳ "Body" ↳

Better Approach to Logic

(CMOS! "Complementary" MOS)



When


$$V_{in} = 0V \left\{ \begin{array}{l} \text{NMOS OFF} \\ \text{PMOS ON} \end{array} \right. V_{out} = 5V$$

$$V_{in} = 5V \left\{ \begin{array}{l} \text{NMOS ON} \\ \text{PMOS OFF} \end{array} \right. V_{out} = 0V$$

- Very little power dissipation.
- Fast output transitions.

Analog Switching

- Use a digital signal to control the passing or blocking of an analog signal.




Let $\text{Ctrl} = 5\text{V}$ close the switch.

$\text{Ctrl} = 0\text{V}$ open the switch.

Tricky because we need to handle +/- inputs and outputs.

↳ indicates we need a CMOS approach



V_{in}	Ctrl	NMOS	PMOS
+	V^+	off	on
-	V^+	on	off
+	V^-	off	off
-	V^-	off	off

D6403

S: Input
D: Output

JW1: Ctrl

Power supplies

$$\begin{cases} \text{V}_- = -15\text{V} \\ \text{V}_+ = +15\text{V} \\ \text{V}_L = 5\text{V} \\ \text{GND} \end{cases}$$


~ "Logic"

12 L.2.2 - Chopper Circuit
Sample & hold

Then loop to begining
if you have time.

- Analog = Continuous Waveforms (e.g. sine waves)
- Digital = Discrete Values

How does this work? We still deal with voltage



* With CMOS, we guarantee our output will be between 4.9 to 5V or 0 to 0.1V


* We ask that inputs lie between 0 and 1V or 3.5 and 5V

What do we do with digital signals?

Today: Combinatorial logic with logic gates.

Basic
Logic
Gates


High: 1
Low: 0
True: High
False: Low



"Truth
Table"


A	B	OUT
0	0	0
0	1	0
1	0	0
1	1	1

OR



A	B	OUT
0	0	0
0	1	1
1	0	1
1	1	1

NOT




A	OUT
0	1
1	0

"Universal
Logic
Gates"
↓

Either lets
us build
any digital
device.


NAND

"not and"
Bubble represents
inversion



A	B	OUT
0	0	1
0	1	1
1	0	1
1	1	0


NOR




A	B	OUT
0	0	1
0	1	0
1	0	0
1	1	0

De Morgan's Theorem: You can swap shapes if at the same time, you ~~swap~~ invert all inputs and outputs:

Example:




De Morgan says
these are
equivalent!
 \Leftrightarrow




A	B	OUT
0	0	1
0	1	0
1	0	0
1	1	0

A	B	OUT
0	0	1
0	1	0
1	0	0
1	1	0

Example:



De Morgan




A	B	OUT
0	0	0
0	1	1
1	0	1
1	1	1

A	B	OUT
0	0	0
0	1	1
1	0	1
1	1	1


We can combine Gates together to do more complex operations.

Example #1: "Movie Theater"



A	B	C	OUT
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Example #2 "Pizza Selection"



A	B	C	OUT
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Converting Logic Table to Logic Circuit

* "Sum of Products"


- (1) Look at all the rows for which the output is high
- (2) Take the sum of the products of the inputs, inverting inputs that are low.

For Ex #2:

$$\text{OUT} = \overbrace{\bar{A} \cdot B \cdot C + A \cdot \bar{B} \cdot \bar{C} + A \bar{B} C + ABC}^{\text{product}} + \overbrace{A \cdot \bar{B} \cdot (C + \bar{C})}^{\cancel{\text{distr.}}}$$

$$= B \cdot C \cdot (\cancel{A} \cdot \cancel{A})^{\cancel{1}} + A \bar{B} (\cancel{C} + \cancel{C})^{\cancel{1}}$$

$$= B \cdot C + A \bar{B}$$



Notation


- "—" means inverted
- ". ." mean "and"
- "+" means "or"

Note:

$$A + \bar{A} = 1$$

$$A \bar{A} = 0$$

For all cases



Implement the following truth table:


Ex #3

A	B	OUT
0	0	1 ←
0	1	0
1	0	1 ←
1	1	0


Ex #4

A	B	OUT
0	0	1 ←
0	1	0
1	0	1 ←
1	1	1 ←

$$\begin{aligned} \text{OUT} &= \bar{A}\bar{B} + A\bar{B} \\ &= (\bar{A} + A)\bar{B} \\ &= \bar{B} \end{aligned}$$




$$\begin{aligned} \text{OUT} &= \bar{A}\bar{B} + A\bar{B} + AB \\ &= \bar{B} \cdot (A + \bar{A}) + AB \\ &= \bar{B} + A \cdot B \quad \text{Lor and} \end{aligned}$$




What if we want to build the circuit from Ex#4 with only NAND and NOT Gates? Use DeMorgan!

Step #1) Convert all "OR" Gates into "ANDs" Apply DeMorgan





Step #2) Simplify



Example

Redraw Pizza Selection w/ only NANDs & Nots

(1) Apply DeMorgan to ORs



Active-Low Signals


- Action happens when signal goes low
- Signal is normally high
- Common in digital electronics due to historical reasons.

↳ Asymmetries in TTL

↳ BJT based logic

↳ Read More about 14N.S

Example



Reset was an active low signal.

Doesn't reset until we apply OV.


"Reset is asserted" asserted = active

"Reset is not asserted"

Binary and Hexadecimal Representations

Important * Unsigned Binary (base-two)

MSB
"Significant Bit"
Each digit is one bit



Analogous to decimal (base-ten)

$$10^3, 10^2, 10^1, 10^0$$

Braces group digits: $\{ 10^3, 10^2, 10^1 \}, \{ 10^0 \}$

Example

Binary: 100

$$1 \cdot 2^2 + 0 \cdot 2^1 + 0 \cdot 2^0 = 4$$

Binary: 10010

$$1 \cdot 2^4 + 0 \cdot 2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 0 \cdot 2^0$$

$$16 + 0 + 0 + 2 + 0 = 18$$

Use Ob to denote binary

Ob 100
or
 100_2

denotes
binary

100_{10}

denotes
decimal

* Signed Binary

- Two's Complement
- Treat the MSB as negative and add to the rest of the number.

Example

Ob 1011 : in 2's comp

$$-2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 1 \cdot 2^0$$

$$-8 + 0 + 2 + 1 = -5$$

Hexadecimal (base 16)

- Easier to read for large numbers.

Example:

1 1 1 1 1 0 0 1
F 9

Write as F9h or 0xF9

Note: A=10, B=11, C=12, D=13, E=14, F=15

$\begin{array}{cccc} 1 & 6^3 & 1 & 6^2 \\ / & / & / & / \\ 1 & 1 & 1 & 1 \\ & 16^1 & 16^0 \end{array}$

Example: What is 0x0000 in binary?

1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
/ / / / / / / / / / / / / / / / / /

What is 0x0000 in decimal?

(using unsigned binary)

$$2^{15} + 2^{14} = 49,152_{10}$$

What is 0x0000 in Two's Comp? decimal very easy


$$-2^{15} + 2^{14} = -16384_{10}$$

2.3 Flip Flops

15 Flip Flops Page 2


7-18 Summer

(1) XOR Gate (74HC86)




A	B	OUT
0	0	0
0	1	1
1	0	1
1	1	0

(2) Three-State Buffer (74HC125) a.k.a "Tri-State Buffer"




A	\bar{OE}	Y
1	0	1
0	0	0
1	1	H-Z ~ "High Impedance"
0	1	H-Z open-circuit

Example: ~~others~~ Use case: When digital devices share an output



(3) S-R Latch (74HC279) "Set-Reset Latch"

- Simplest "flip-flop"
- Flip-flop: A digital circuit with two stable states
Can be used to store information
Foundation for memories, counters, processors, etc.



S	R	Q	\bar{Q}
1	1	Q_p	\bar{Q}_p
0	1	1	0
1	0	0	1
0	0	invalid	*

* avoid

- Interesting Case: $\bar{S}, \bar{R} = 1$


$$\begin{array}{l} Q = 0 \\ \bar{Q} = 1 \end{array} \Rightarrow \begin{array}{l} Q = 0 \\ \bar{Q} = 1 \end{array}$$

$$\begin{array}{l} Q = 1 \\ \bar{Q} = 0 \end{array} \Rightarrow \begin{array}{l} Q = 1 \\ \bar{Q} = 0 \end{array}$$

Q_p : "Q previous"

- We can set some value into Q and \bar{Q} and then keep it latched by disasserting \bar{S} and \bar{R} . "Memory Effect"


(9) Transparent D - Latch (HC573)



D	ENABLE	\overline{OE}	Q_{out}
1	1	0	1
0	1	0	0
1	0	0	$Q_{previous}$
	0	0	$Q_{previous}$
X	X	1	Hi-Z

Memory State



- Note: This device takes action when ENABLE goes HIGH. This is an example of "Level triggering"



(5) D Flip-Flop (74HC74)


Mony

Note: Ch.8 pg.508

How it works


- At a rising clock edge, Data gets passed through to Q (the output)
- \bar{Q} is always the inverse of Q
- Asserting Set drives Q high
- Asserting Reset drives Q low

(6) Ripple Counter




- Clock: Anything with positive (rising) edges
- Assume Q_0 and Q_1 start at 0. What happens?

Draw a timing diagram:



- This circuit counts to 4!
- This circuit divides frequency by 4!
- The issue w/ this clk is that Q_1 doesn't change until Q_0 does. This is called "ripple delay"
 - ↳ Slows us down (i.e. limits speed)
 - ↳ Produces bad transient (in-between) states.

(7) T-flop "Toggle Flop"



How does it work?

When we get a positive clock edge;


- If T is Low,
Q remains same
- If T is High,

Q Toggles


(switches state)

(8) Synchronous Counter

↳ everything happens ~~at the same time~~
with the same clock signal




CLK




"2-bit
Synchronous
Up Counter"

- Note, we looked slightly back in time to get value for D that will be passed on to Q
- This is called "Setup time"
 $t_{\text{setup}} \approx 16 \text{ ns}$
for 74HCT4

(9) Shift Register




- Lets you do basic "serial to parallel" conversion and "parallel to serial" conversion




Warm-Up

(1) Given a 3-bit shift register:




(a) Add a synchronous CLEAR function controlled by an active-low signal $\overline{\text{CLEAR}}$

\Rightarrow On next positive clock edge, all Q's go to LOW




(b) Add a synchronous LOAD Function controlled by active Low Signal $\overline{\text{LOAD}}$, that loads values P_0 , P_1 , and P_2 at the next positive clock edge.



Note: A Mux
is a digital
switch of
sorts


(3) Trimming Glitches in Combinatorial Logic

Consider the 2:1 Multiplexer:



Assume $A = \text{HIGH}$, $B = \text{HIGH} \Rightarrow \text{OUT} \text{ should } \cancel{\text{be HIGH}}$

Draw Timing Diagram




Note: Gate delay due to
 • wave propagation in wires
 • RC changes in gates

Takeaways:


- If transients (glitches) at output could be an issue, then it's important to look at dynamics of behavior, not just combinatorics
- Timing Diagram is a great debugging tool!

Edge-Triggered

(4) Flip Flop Subtlety: Set up Time




- The time required for a change in D level to work its way into the flop
↳ comes from gate delay inside the flop




- D must be constant during the set up time!
- 74HC74 $\sim 25-30 \text{ ns}$
- Set up Time sets a limit on frequency of operation

(5) From last time: 2-bit Synchronous Up Counter




First Evolution: Output to tell us when the counter is full! "CARRY OUT"

* Counter is full means $Q_0, Q_1 = \text{HIGH}$




Second Evolution: Control input to tell us to start counting: "Carry In"




Third Evolution: Add a way to synchronously clear all the states.


* Use active low $\overline{\text{CLEAR}}$



Fourth Evolution: Add a synchronous load function controlled by $\overline{\text{LOAD}}$ that loads values P_0 & P_1 into Q_0 & Q_1 , respectively.



let $S : B$
 $\bar{S} : A$




Fifth Evolution: Add more flip flops (bits)

- Make sure only to allow toggling after lower bits are full
- Add all bits to the carry out logic

We don't build this from raw components, we use 74HC163, which implements these functions.

- 4 bit counter
- Counts to 16!



8 74HC163 9

- RCO: Carry Out

⇒ Goes HIGH immediately after Q_A, Q_B, Q_C, Q_D all are HIGH

"Ripple Carry Out"

- ENP, ENT: Carry In

• GND: Ground

• Vcc: +5V

- Q_A, Q_B, Q_C, Q_D : Output Bits

↳ LSB ↳ MSB

- LD: Synchronous LOAD

Note: 74HC161: Identical except has an asynchronous clear

Today in Lab: 16-bit counter

- * Will be "address counter" for your computer
- * Made from Programmable Array Logic - not from HC163's
- * A few Extra features & more than the '163:
 - 3-state outputs (controlled by \overline{OE} "output enable")
 - Asynchronous LOAD (controlled by \overline{LD} , contrast with $\overline{\text{SYNC LD}}$)
 - UP/Down Counting Control (controlled $\overline{UP/Down}$)

(1) Finite State Machine

- A device or program that walks through a predictable sequence of states
- Gives us a formalized way to design and build complex sequential circuits
- In hardware, built from flip-flops and combinational logic (logic gates)
 - ↳ Q's of the flip flops combine to form state
 - ↳ n flip flops allows 2^n states
- A great tool for computer programming as well!

Example: • Sketch a design for a 2-bit sync up/down Counter.

- If up/down = 1, should count up
= 0, should count down
- Should include an async clear
 - Should include CARRYOUT that is asserted at highest state when counting up and lowest state counting down.

(a) How many states do we need?

Count to 4 \Rightarrow four states

How many flip-flops?

$$2^n \geq 4 \text{ states}$$

$$n = 2 \text{ flip flops}$$

(b) Draw a directed graph for the FSM. Mark the reset state with a note. Show outputs for each state.

Note: *graphs are an important concept in discrete mathematics.

* Graphs have nodes and edges


* in directed graphs, edges have direction

$\overrightarrow{\text{CARRYOUT}} = 1$

In: up / down

IN=1 count up

IN=0 count down



A, B, C, D: nodes

also our states

Note:

- $\overrightarrow{\text{edge}}$ is implicit

- Assume you start at some state, A, what happens on next positive clock edge?

(c) Put Directed Graph into Present State / Next State Table

PS	NS		CARRY OUT
	IN=1	IN=0	
A	B	D	0 : if IN=0
B	C	A	1
C	D	B	1
D	A	C	0 if IN=1

(d) Assign Binary Values to the States

	Q_1	Q_0
A	0	0
B	0	1
C	1	0
D	1	1

- Somewhat left to your choice but consider choices made previously (Reset and output choices)

Redraw PS/NS Table in terms of binary values:

\overline{PS}	\overline{NS}	
	$In = 1$	$In = 0$
Q_1, Q_0	Q_1, \overline{Q}_0	\overline{Q}_1, Q_0
0 0	0 1	1 1
0 1	1 0	0 0
1 0	1 1	0 1
1 1	0 0	1 0

(e) Find D_0 & D_1 in terms of Q_1, Q_0 , and IN.

- Use sum of products

$$D_0 = \overline{Q}_0$$

$$\begin{aligned} D_1 &= \overline{Q}_1 Q_0 IN + Q_1 \overline{Q}_0 IN + \overline{Q}_1 \overline{Q}_0 \overline{IN} + Q_1 Q_0 \overline{IN} \\ &= Q_1 (\underbrace{\overline{Q}_0 IN + Q_0 \overline{IN}}_{XOR}) + \overline{Q}_1 (\underbrace{Q_0 IN + \overline{Q}_0 \overline{IN}}_{NOT XOR}) \end{aligned}$$

Note:
 ~~$A\bar{B} + \bar{A}B = \bar{A}\bar{B} + AB$~~


Q_1 XOR'D with XOR of $IN \oplus Q_0$

(f) Show the combinatorial function for the output:


$$\overline{\text{CARRYout}} = Q_0 \overline{Q_1} \text{IN} + \overline{Q_0} \overline{Q_1} \overline{\text{IN}}$$

(g) Draw the circuit!

• Start with the flops:



Another way:




(2) Combinational Devices

(2.:) Decoders! \Rightarrow A binary value is the code

n -digits can represent 2^n numbers

Chooses its output based on

the input code




74HC139

2:4 encoder

EN	A	B	Q ₀	Q ₁	Q ₂	Q ₃
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0
1	X	X	1	1	1	1


Another Decoder:

74 LS2417 : Binary to Seven-Segment Display Decoder



inputs from 0₁₀ to 9₁₀

(2.:) Encoders: Set an output code based on which input is asserted




74HC147

10:4 encoder

- Output is 1111 if no input is asserted
- Inputs have ranking or priority system. "I" has highest priority.


- (3) Memory:
- An array of flip flops (or other device that can store a bit of information)
 - Organized in a way to limit the number of physical lines needed to store and access the information.

(a) Building Block "Register"




- 8 flip flops so 8 bits of memory

- Has 3-state output



WRITE WE "Output enable"

(b) Tile the building blocks



• Each register has an address!

- Only one register outputs to the data line at a given time.
- Internal logic prevents mutual assertion of \overline{OE} & \overline{WE}
- Only write or read - can't do both at same time.

Summarize:


- 2 rows and 2 columns
- Each register has 8 bits of memory
- 4×8 bit memory = 32 bits!
- 2 address lines ($A_0 \neq A_1$)
- 8 data lines
- WE^* controls writing, OE^* controls output

In lab today

- 64 rows and 512 columns of ^{8-bit} registers
- $\hookrightarrow 32K \times 8$ bit memory
- 15 address lines (A_0, A_1, \dots, A_{14})
- 8 data lines
- OE^* Output enable
- CS^* Chip Select
- WE^* Write enable.

State Machine Example :

IN: Publicity
GOOD 1
BAD 0



A : RESET 00
 B : ELECTED 11
 C : PASS BILLS 01
 D : SCANDAL 10

P.S.	N.S.	
	IN=1	IN=0
A	B	A
B	C	C
C	A	D
D	A	D

P.S. $Q_1 Q_0$	N.S.	
	IN=1 $P_1 D_0$	IN=0 $P_0 D_1$
00	11	00
11	01	01
01	00	10
10	00	10


Find D_0 & D_1 in terms of Q_1, Q_0 & IN

$$D_0 = IN \cdot \bar{Q}_1 \bar{Q}_0 + IN Q_1 Q_0 + \bar{IN} \cdot Q_1 Q_0$$

$$D_1 = IN \bar{Q}_1 \bar{Q}_0 + \bar{IN} \bar{Q}_1 Q_0 + \bar{IN} Q_1 \bar{Q}_0 \\ = IN \bar{Q}_1 \bar{Q}_0 + \bar{IN} (\bar{Q}_1 Q_0 + Q_1 \bar{Q}_0) \\ = IN \bar{Q}_1 \bar{Q}_0 + Q_1 \bar{Q}_0$$

$$Q_1 \oplus Q_0 \rightarrow \text{XOR}$$

Last, draw flops and gates



(1) Digital to Analog Conversion

- The goal: Create an analog signal proportional to a digital code.


- The ideal: 2-bit 10V full scale ^{digital} _{DAC converter}

Input Code	Output Analog
00	0V
01	 3.33V
10	 6.66V
11	 10V

For illustration, 3-bit 10V full scale

Input Code	Output Analog	note rounding
000	0	
001	1.4	
010	2.8	
011	4.2	
100	5.6	
101	7	
110	8.4	
111	10V	

- Method 1: Binary Weighted Resistor DAC




A	B	V _{out}
0	0	0
+5V	 	$\frac{1}{2} \times 5V \approx 0.24V$
0	+5V	$\frac{1}{11} \times 5V \approx 0.45V$
+5V	+5V	$\frac{3}{23} \times 5V \approx 0.65V$

$$V_{out} = \frac{100\Omega}{2k + 100\Omega} 5V$$

Issues: Non-linearity + 3-state requirement


Method 2: Op Amp Summer




$$V_{\text{out}} = -\left(\frac{V_A}{2} + V_B\right)$$

B	A	V _{out}
0	0	0
0	+5V	-2.5V
+5V	0	-5V
+5V	+5V	-7.5V

The challenge with this approach is scalability.



Method 3: Thermometer DAC



• LOTS of resistors


• LOTS of switches

2^n # of switches!

16 bits = 65,536 switches

• Fast and high precision but hard to make

Method #2 : Single-Slope Converter



$$t_s = \frac{1}{f_{clock}} \cdot CTS$$

CTS is Value stored in Q 's



in reality,

use more bits & higher clock

Note : Dual-Slope Converter is better, with a similar approach.

- Eliminates errors in compensator
- Reduces or eliminates some kinds of noise

Method #3 : Binary Search ~~ADC~~



- Similar to several to parallel converter

$\frac{143}{255} \cdot 5$


DAC maps 8 bits to 5V fullscale

$3.33V$

$\frac{160}{255} \cdot 5$

Assume $V_{in} = 3V$

$\frac{128}{191} \cdot 5$



- On first clock tick after we start converting

$Q = 0111\ 1111$	$\approx 127_{10}$
$Q = 1011\ 1111$	$\approx 103_{10}$
$Q = 1001\ 1111$	$\approx 159_{10}$
$Q = 1000\ 1111$	$= 143_{10}$


(3) Phased Lock Loop

- Uses Feedback, not on Voltage, but on frequency!
- Used for multiplying frequency & Extracting noisy signals

- Ingredient #1: Phase Detector

↳ Outputs a signal whose average value is proportional to the phase difference

↳ Type I: XOR Gate



↳ Type II: Edge-Sensitive


- Ingredient #2: Low-Pass Filter

• This extracts the average value from the phase difference signal

- Ingredient #3: Voltage controlled Oscillator

• Output frequency is a function of input voltage


- Ingredient #4: Frequency Divides, if desired.



- If we set the circuit up properly, then the circuit "locks" onto the input frequency and $f_{replica}$ matches f_{in} .
- Feedback minimizes phase difference between f_{in} & $f_{replica}$
- We can get some higher frequency, $f_{multiplied}$, as an output

Know this!

(1) MOSFETs



Silicon
Dioxide
 SiO_2
Very Good
Insulator

Symbol

DRAIN

GATE

NMOS

SOURCE

- Doping changes electrical properties of semiconductors

n+ : heavy doping of excess electrons

p : doping of holes

- Apply V_{GS} attracts electrons and forms channel that can readily conduct current (switch is closed state)

$V_{GS} > V_T$ switch is closed


$V_{GS} < V_T$ switch is open

when $V_{DS} > 0$, current can flow

* MOSFETs have very high input impedance!


(10^{12} - $10^{14} \Omega$)

(2) Logic Gates




These just come from transistors.

i.e. CMOS NAND:



A	B	Out	Notes
0V	0V	5V	(1) and (2) are on
0V	5V	5V	(1) and (4) are on
5V	0V	5V	(2) turns on
5V	5V	0V	(3) and (4) on

(3) Conversion from Analog World to Digital World: "Logic Levels"




- We're guaranteed that a CMOS OUTPUT High is at least 4.9V and a Low is no more than 0.1V.

- We're guaranteed that V_{in} from 3.5 to 5V will be treated as a High and V_{in} from 0 to 1.0V will be treated as Low

(1) "Universal Gates" NAND and NOR

↳ You can build any other logic gate using only NAND or NOR.


- NAND inverter (NOT from NAND)




NAND

		OUT
A	B	OUT
0	0	1
0	1	1
1	0	1
1	1	0


- AND from NANDs




- OR from NANDs



- NOR from NANDs




- XOR from NANDs




(5) Boolean Algebra

- DeMorgan's Theorem: You can change the gate type e.g. from AND to OR or vice versa if you also invert all inputs and outputs.



$$\bar{A} \bar{B} = \text{OUT} \quad \overline{A + B} = \text{OUT}$$

$$\bar{A} \bar{B} = \overline{A + B}$$



$$\overline{\bar{A} + B} = \text{OUT} \quad A \bar{B} = \text{OUT}$$

$$\overline{\bar{A} + B} = A \bar{B}$$

- Misc. Identities

$A + \bar{A} = 1$ $A \bar{A} = 0$ $\bar{\bar{A}} = A$	$A + \bar{A}B = A + B$
---	------------------------

- Truth Tables: Giving some input/output relationship in table form

Ex 1

A	B	OUT
0	0	0
0	1	1
1	0	0
1	1	0

"Out is high ~~only~~ if A is low and B is High"

$$\text{Out} = \bar{A}B$$

(1) STATE The logic in words

Ex. 2

A	B	OUT
0	0	1
0	1	1
1	0	0
1	1	1

OUT is High if A is Low and B is Low
or if A is Low and B is High
or if A and B are both High.

(2) Convert to compact logic expression

$$\text{OUT} = \bar{A}\bar{B} + \bar{A}B + AB$$

(3) Simplify

$$\begin{aligned} \text{OUT} &= \bar{A}(B + \cancel{\bar{B}}) + AB \\ &= \bar{A} + AB \end{aligned}$$

$$\boxed{\text{OUT} = \bar{A} + AB}$$

(6) Binary and Hex Representation

- Unsigned Binary

- Signed Binary (Two's Complement)

→ Treat the MSB as a negative number
and add it to the rest of the number

Ex. $0b100 = -4$

$0b0100 = 4$

Be careful with leading zeros!

- Truncation! This is not rounding. It is keeping certain bits and throwing away others

Ex. $0xA97$

Truncate to ^{the} 8 least significant bits:


We get: $0x97$

Truncate the ~~most~~ 4 bits:

We get: $0x97$

Truncate
= "Remove"
or
"Eliminate"


(7) D Flip Flop (MID : Most Important Device)



How it works


- At a rising clock edge, data gets transferred from D to Q.
- \bar{Q} is always inverse of Q.
- Set and Reset are async function (does not depend on the clock)

Examples:



HC4040 - 12 bit
ripple counter


(8) Ripple Counter:



- Together is a $\div 8$
 - Equivalently think of as counting to 8.

(9) Synchronous Counter


(9) Toggle Flop




IN	Q	D
0	0	0
0	1	1
1	0	1
1	1	0

(10) Synchronous Counter


"Syncronize your watches"



Review 74163 functions:



Example: Assume all Q's start at 0



* Interval of 163. Load domain?

Count
Overflows
and
Starts
again!

\overline{CLR} : Sync Clear

\overline{LD} : Sync LOAD

ENT, GND: Carry In (enables counting)

RCO: Carry Out (indicates that)

A, B, C, D: Parallel load inputs
"Data inputs"
the counter is full)

Q_A, Q_B, Q_C, Q_D : Output bits

CLK: Clock

(a) What are the values of Q's after the next clock tick?

$$Q_A = 1 \quad Q_B = 0 \quad Q_C = 0 \quad Q_D = 0$$

(b) What if ENT/ENP = 0V?

$$Q_A = 0 \quad Q_B = 0 \quad Q_C = 0 \quad Q_D = 0$$

(c) What if $\overline{LD} = 0V$?

$$Q_A = 0 \quad Q_B = 1 \quad Q_C = 0 \quad Q_D = 1$$


(d) What if $\overline{CLR} = 0V$?

$$Q_A = 0 \quad Q_B = 0 \quad Q_C = 0 \quad Q_D = 0$$

(e) Now assume Q's are all 1. What is the value of RCO? And what are the values of Q's after the next clock edge?

$$RCO = 1 \quad Q_A = 0 \quad Q_B = 0 \quad Q_C = 0 \quad Q_D = 0$$

(11) Shift Register



Assume all Q's start LOW

and IN is HIGH.

As many flops as you want!

(a) What are the Q values after the next clock tick?

$$Q_0 = 1 \quad Q_1 = 0 \quad Q_2 = 0 \quad Q_3 = 0$$


(b) Next clock tick?

$$Q_0 = 1 \quad Q_1 = 1 \quad Q_2 = 0 \quad Q_3 = 0$$



(c) How many clock ticks does it take to fully shift in data to our four bit register?

4 clock ticks for the 4-bit register

(12) Three State Buffer



(13) Transparent D Latch




(15) RAM : Decoding, three states, Latching ... just logic gates... just think

- Decoders assert a single output, based on the input code
- Encoders expect a single input, and set an output code based on which one is asserted.

Programmable Logic:

(1) Simplest View: 2 inputs and 1 output

"Combinational
Programmable
Array
Logic"



Note: Only
connections
#1 through (8)
are available.
Other bubbles should
not be present.

Bad to
float
inputs
to AND
Gates?

Maybe get
connected
to GND or VDD
or
in programming?

- Each open bubble gives you a design choice!

- Ex. XOR: $OUT = A\bar{B} + \bar{A}B$

connect (1) & (4) then (6) & (7)


- Ex. ~~$OUT = A\bar{B}$~~ $OUT = A \cdot B$

connect (3) & (4) then (5) & (6)

- Ex. $OUT = A + \bar{B}$

Leave as exercise

for the reader... connect
(1) and (7)




(2) Next step in complexity:

- Add 3-state buffer to the output
- Feed back the output to the logic array

(3) Next step: Registered (PL)


Programmable
Logic

Example: Latched 4-input multiplexer



- When we draw a "o" it means we connect an input to the respective AND Gate


actually
12 lines
into the
AND GATE!



(4) One more level of complexity: Improve output stage

MacroCell 1


We select what mixes do in programming



- To program, use a "Hardware Description Language"
i.e. Verilog, VHDL

(2) Arithmetic Logic Unit (ALU)


Version 1: Half Adder



In		Out	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

↗ reverse? To make clearer


Version 2: Full Adder



A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	0	0
1	0	0	0	1
1	1	0	0	1
0	0	0	1	0
0	0	1	1	0
1	0	0	0	1
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

" $S = A + B + C_{in}$ "


In math form



Next step would be to add 2-bit values

$A = A_1 A_0$
 $B = B_1 B_0$

Simple ALU



- Add More operations to get a more functional computer!

For Our Computer, A and B are each 8 bits!


Instruction Code is also 8 bits!

256 possible instructions ($I_7 \dots I_8$)

Expected things such as: ADD, SUBTRACT, MULTIPLY, DIVIDE, COMPLEMENT, AND, OR, XOR, INCREMENT

NOT ← "invert"
DECREMENT

Note: Other instruction codes are reserved for manipulating internal registers, I/O, or external memory.



- For OUR COMPUTER , we store the instructions in External RAM
- Each Machine Cycle , which is typically 4 clock cycles for our MC , the MC executes the instruction at the current address , and then goes to the next address.
- * Typically the MC just advances to the very next location in memory.

I.e. $0x0000 \rightarrow 0x0001$

Address at
current
machine
cycle

Address at
next
machine
cycle

* But, some instructions allow us to jump to a different location in memory

↳ Allows Looping!

Typically 2 or more instruction

- For example:
- 1ST ONE says: next instruction will contain address to jump to.
 - 2ND : Address to jump to 3RD

A couple notes on today's lab

GLUE LOGIC: Interfaces Different ports
of the ~~the~~ Computer

STEP LOGIC: Lets us advance a single
Machine Cycle at a
time. So we can see
what's happening.

\overline{BR} is a switch on the keypad that
chooses whether you or the MC
has control over the Address and
Data lines.


Asserting \overline{BR} should bring you back
to where you were at end of
memory lab.

At the end of class today you should have
a working MC running a simple program.

3.2 Micro II: Dallas DS89c430 architecture and assembly language

- In our computer, we use an 8051 variant, the Dallas DS89C430

- User Guide & Datasheet for the Dallas Board



• DPTR =

•Owl Rue

All can

101

Special Function Registers (SFRs)

- All peripherals and operations that are not explicit instructions in the MC are controlled via SFRs.
- They control individual functions or can report a function's state.

Internal Address ~~SFR NAME~~ SFR SPACE

		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀
F8h	EIPC								
80h	PO	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
82h	DPL								
83h	DPH								
87h	PCON	SMOD ₀	SMOD ₀	STOP	IDLE	
Do	PSW	CY	AC	FO	RSI	RSQ	OV	FI	PARITY
..									

128 Bytes

STEP: Sleep
IDLE: Hibernate

DPH: DPTR₁
DPL: DPTR₀

Label Internal RAM SPACE

	7Fh	7F	78
80 Bytes	Scratch Pad		
16 bytes	3Ch
8 bytes	2Fh
8 bytes	3Ch
8 bytes	1Fh
2 bytes	18h	R ₇	..
2 bytes	17h	..	R ₀
8 bytes	10h	R ₇	..
8 bytes	0Fh	..	R ₀
8 bytes	08h	R ₇	..
8 bytes	07h	..	R ₀
8 bytes	00h	R ₇	..

B₇ to addresses 128 bit address bus

128 Bytes

- Only one register bank is used at a time.
- Reg Bank 0 used by default

(3) Instruction Set

- Each instruction has a code, often called an "opcode"
↳ 256 codes for the 8051

OPcode	Description	Mnemonic	OPERANDS
0x00	: No Operation	NOP	
⋮			
0x02	: Long Jump	LJMP	addr16
⋮			
0x04	: Increment the Accumulator	INC	A
⋮			
0xE8	: Move Memory from R8 into A	MOV	A, R8
⋮			
0xFF	Move Memory from A into R7	MOV	R7, A
Machine Code		Starting at "Assembly Language"	
<p>Equivalent statements but Assembly is easier to read.</p>			

(1) Assembly Language

Assembly Language

Typical Instruction: `MOV DPTR, #8000h`

- Destination: `DPTR`
- means immediate: `8000h`
- Typical Instruction: `MOV`
- OP CODE: `mnemonic`
- SOURCE: `8000h`
- `DPTR`: This loads `8000h` into `DPTR`. `DPTR` points to external memory at `8000h`.

In Machine Code :

Diagram illustrating the structure of a 16-bit instruction word:

- opcode**: 4 bits
- const16**: 8 bits
- DestReg**: 4 bits
- DestReg**: 4 bits

External Addressing

↳ Autocorrelation \rightarrow means "independence"

- Go find the data living at ^{"indirect"} the address stored by D PTR and dump it into the ACCUMULATOR

MOVX @DPTR, A → Output the data stored
in the Accumulator to
the address specified
by DPTR.

3.3 Micro III: Address space decoding and more assembly language

~~Topics 10~~

~~Summer 2017~~

(1) Review The Tiny Test Program (end of 20L)

	Program	Assembly
(1)	LOC CBJ 00 800E 10 00 11 80FD	↓ AJMP "Absolute Jump" SJMP, OE NOP SJMP, FD
Address 0000 80 0001 0E		
(2)		

SJMP: Jumps from Address where it would have found its instruction if there wasn't a jump.

(i) We want to get $10h = 16_{10}$

$$\text{Would have gone to } \frac{02h = 2_{10}}{14_{10}} \Rightarrow 11'0_2 = 0Eh$$

(ii) We want to get $10h = 16_{10}$

$$\text{Would have gone to } \frac{13h = 19_{10}}{-3_{10}}$$

(iii) Write out the positive version of the # 0b0000 0011

(iv) Flip all the bits :

0b 1111 1100

(v) Add one :

0b 1111 1101
 F D
 FDh


(2) I/O Decoding - We want to add peripherals

Our Computer:

- All peripherals attach to the data bus
- To avoid conflict, we need a way to enable and disable individual devices.
- Control lines: (Outputs from MC)

WR*, RD*, PSEN*, A15-A0

mouse
printer
keyboard
microphone
camera
Display
Touch input device
flash drive



How do we generate $\overline{IN0}$, $\overline{IN1}$, etc.?

WR* means Processor Write


RD* means Processor Read

} MC is self-centered


Use the address lines! Treat I/O just like you would memory!

For our computer, we have 16 address lines.

→ 65,536 addresses!




Ex. $\overline{IN0}$




The general idea:


Ex. $\overline{OUT0}$



What we do:



This moves
I/O to
very top
of Address
space



In Our Computer:

$0x8000 \Rightarrow IN0 \text{ and } OUT0$

$0x8FF0 \Rightarrow IN0 \text{ and } OUT0$

$0xFFFF \Rightarrow IN0 \text{ and } OUT0$

Only looking at A15, A1, and A0.

Tiny Program To interact with Peripherals

Address	Machine Code	Assembly Code
0x0028	908000	MOV DPTR, #8000h
0x002B	E0	MOVX A, @DPTR
0x002C	F0	MOVX @DPTR, A
0x002D	80 FC	SJMP.

Want to go to $0x2B = 11_{10}$
 Would go to $\cancel{0x30} \quad 0x2F = 15_{10}$
 $\checkmark = -4_{10} \Leftrightarrow 0xFC$

$-3_{10} \Leftrightarrow 0xFD$

(3) Conditional Branching in Assembly

↳ FOR loops, while loops, IF STATEMENTS

Example: JNB, JB : Jump if Bit set/not set "if statement"

DJNZ : Decrement Jump Not zero "for loop"

CJNE : Compare JUMP NOT EQUAL "while loop"

Note: "8051 Instruction Set" is an important resource
 (4) Subroutines : A program within a program

ACALL : Absolute Call

LCALL : Long Call

(5) When we use subroutine, we often employ the stack.

Stack: Temporary Storage Area located in internal RAM.

↳ Location is controlled by you via the Stack Pointer SFR

Lab Today:

21.L.1.4, 21.L.1.5, 22.L.1.1, 22.L.1.2

3.4 Micro IV: Ports and Interrupts


Lab 23 Micro IV

Interrupts


Interrupt: A hardware or software event that jumps us to a special kind of subroutine

Why? Say you are monitoring an input pin and want to respond very quickly (~us), but say the event only occurs every few seconds


Your PROGRAM w/o interrupts:



Your Program with Interrupts



In Hardware : Lock at Port3 output stage



Our uC has two interrupts available:

external

INT0 : Port3 Pin 2

INT1 : Port3 Pin 3

To Configure these Pins as Interrupts, use Interrupt Enable (IE) Special Function Register

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
IE:	EA	/	Ex1
global interrupt enable									
INT1 Enable									INT0 ENABLE

ISRs Must be at known locations in program memory.

"Interrupt Vectors" - ISR Locations.

ISR for INTO default location is 0x0003h in program memory
ISR for INT1 default location is 0x0C13h

Note, INTO has higher default "priority" but you can choose!

(3) ADC / DAC on your Computer

