

Physics 123 Lecture Notes

Peter York

Summer 2019

Analog

1.1	DC Circuits	1
1.2	AC Circuits	8
1.3	Diodes and Inductors	15
1.4	BJTs: A simple view	20
1.5	BJTs: Ebers-Moll	25
1.6	BJTs: Learning to love r_e	27
1.7	Op Amps: Golden rules	32
1.8	Op Amps: Specifications	38
1.9	Op Amps: Nice positive feedback	43

Digital

2.1	MOSFETs	47
2.2	Digital Logic	51
2.3	Flip Flops	58
2.4	Counters	65
2.5	Memory	72
2.6	A/D and D/A Conversion	79
2.7	Digital Review	86

Micro

3.1	Micro I: Programmable logic and building up an ALU	95
3.2	Micro II: Dallas DS89c430 architecture and assembly language	101
3.3	Micro III: Address space decoding and more assembly language	105
3.4	Micro IV: Ports and Interrupts	109

1.1 DC Circuits

Circuit = ckt
Parallel = ||

Circuit Sandbox

<p><u>Key Terms</u> "language of the laws"</p> <p>Voltage</p> <p>Current</p> <p>Resistance</p> <p>Parallel & Series</p>	<p><u>Combining Resistors</u></p> <p>R in series add</p> <p>R in $\Rightarrow R_{eq} = \frac{1}{\frac{1}{R_1} + \frac{1}{R_2}}$</p>	<p><u>Key Circuits</u></p> <p>Voltage Divider</p> <p>Stray Suggestion</p> <p>$R_{out} < 10 R_{in}$</p>
<p><u>Rules for creating a function ckt</u></p> <ol style="list-style-type: none"> 1) You need a closed path for current to flow 2) No voltage sources in parallel! 	<p><u>Toys (ckt element)</u></p> <p>Voltage source</p> <p>Current source</p> <p>Resistor</p> <p>Potentiometer</p> <p>GND</p> <p><u>Law of the land</u></p> <ol style="list-style-type: none"> 1) Ohm's Law $V = IR$ 2) KCL current in = current out 3) KVL sum of voltage drops in ckt is zero 	

Voltage: A "Pressure" that causes current to flow $[V]$

Current: Flow of charge past a point per unit time $[A] = \left[\frac{C}{s}\right]$

Resistance: A measure of the voltage needed to make a given current flow: $[\Omega] = \left[\frac{V}{A}\right]$


Example Circuits

$i = \frac{V}{R} = \frac{10V}{10k\Omega} = 1mA = 0.001A$


$V = iR = (1mA)(10k) = 10V$

Combining Sources


"series connection"



"Parallel connection"




This is a dangerous idea!




Power dissipation in the resistor
 $P = 10V \cdot 1mA = 20mW$


GND as Most Negative voltage



GND as Center voltage




Series



This is dangerous!

Parallel



This is good

Considerations for Resistors

- 1) Tolerances
- 2) Temperature
- 3) Power (Typical is 1/4 W resistor)


$$P = IV = I^2 R$$

Power

$$\begin{aligned}
 P &= I \cdot V \\
 &= \left[\frac{C}{s} \right] \left[\frac{J}{C} \right] \\
 &= \left[\frac{J}{s} \right] = [W]
 \end{aligned}$$

Combining Resistors

Series




$$10V = i5K + i5K$$


$$10V = i(10K)$$

~~Resistance~~


Extreme cases




what if $R_1 \gg R_2$



$R_{eq} = R_1 + R_2$
In series,
big resistor
dominates



Parallel



$$V = IR$$


$$R_{eq} = \frac{10V}{i_{tot}} = \frac{10V}{4mA} = 2.5K$$

$$R_{eq} = \frac{10V}{\frac{10V}{5K} + \frac{10V}{5K}} = \frac{1}{\frac{1}{5K} + \frac{1}{5K}}$$

$$R_{eq} = \frac{1}{\frac{1}{R_1} + \frac{1}{R_2}}$$

In parallel,
small resistor
dominates

Voltage Dividers



Extreme Cases

$$R_1 \gg R_2 \quad V_{out} \approx 0$$

$$R_2 \gg R_1 \quad V_{out} \approx V_{in}$$

$$R_2 = R_1 \quad V_{out} = \frac{V_{in}}{2}$$

$$i_1 = i_2$$

$$\frac{V_{in} - V_{out}}{R_1} = \frac{V_{out}}{R_2}$$

$$\frac{V_{in}}{R_1} = \frac{V_{out}}{R_1} + \frac{V_{out}}{R_2}$$

$$\frac{V_{in}}{R_1} = V_{out} \left(\frac{1}{R_1} + \frac{1}{R_2} \right)$$


$$\frac{V_{in}}{R_1} = V_{out} \left(\frac{R_2 + R_1}{R_1 R_2} \right)$$

General
Rule



$$V_{out} = V_{in} \frac{R_2}{R_1 + R_2}$$

Extreme
cases
check
out

What is the difference between:




These cpts look different to the outside world!



Theremin Equivalent Circuits


You can represent any network of voltage sources and resistors as a single voltage source in series with a resistor




$$V_{TH} = V_{open\ circuit}$$

$$R_{TH} = \frac{V_{open\ circuit}}{i_{short\ circuit}}$$

$$= \frac{5V}{0.1mA} = 50K$$



$$I_{sc} = \frac{10V}{200\Omega}$$



$$I_{sc} = \frac{10V}{100\Omega} = 0.1A$$


General Rule: $R_{out} < 10 \cdot R_{LOAD}$ to not disrupt the behavior of the upstream circuit

Impedance:


If you apply some wiggle ΔV , what change in current ΔI , will the circuit respond with?

$Z = \frac{\Delta V}{\Delta I}$ is the impedance at that point


Example:



Restating Thevenin



Output Impedance: Resistance to ground with voltage sources short circuited (replaced by wires) and current sources open circuited)




The diagram shows two $100K$ resistors connected in parallel from the output terminal to ground. Next to it is the equation for the equivalent resistance:

$$R_{eq} = \frac{1}{\frac{1}{100K} + \frac{1}{100K}} = 50K$$

Equivalent to R_{TH}

Input Impedance: Resistance from input to ground "LOAD Resistance"



Input Impedance should be $10 \times$ the output impedance

Capacitors!

$$Q = CV$$

$$\frac{dQ}{dt} = C \frac{dV}{dt}$$

$$\Rightarrow i = C \frac{dV}{dt}$$

In series $C_1 \frac{1}{C_2} = \frac{Q}{C_1} + \frac{Q}{C_2} = \frac{Q}{C_{eq}}$

$$\frac{1}{C_1} + \frac{1}{C_2} = \frac{1}{C_{eq}}$$

In parallel: $C_1 \frac{1}{C_2} = \frac{1}{C_{eq}}$

Parallel Plate Capacitor

permissivity $\epsilon_0 \epsilon_r$ ~ dielectric strength

$C = \frac{\epsilon_0 \epsilon_r A}{d}$ ~ area

d ~ plate separation

$$C_{eq} = C_1 + C_2$$

$$Q_1 + Q_2 = Q_{tot}$$

$$C_1 V + C_2 V = C_{eq} V$$

$$\underline{C_1 + C_2 = C_{eq}}$$

Nomenclature

Picofarads 10^{-12}

microfarads 10^{-6}

Example


"101" = $10 \cdot 10^1$ pF

"0.001" = $0.001 \mu F = 1$ nF


104 = $10 \cdot 10^4$ pF = $0.1 \mu F$

Electrolytic $> 1 \mu F \Rightarrow$ Polarity matters! Negative side marked with a bar.

Time Domain Capacitor Behavior




$$i = C \frac{dV}{dt}$$




- (1) $\frac{dV}{dt} = \frac{1mA}{1\mu F} = 1000 \frac{V}{s}$
- (2) $\frac{dV}{dt} = \frac{0}{1\mu F} = 0$
- (3) $\frac{dV}{dt} = -1000 \frac{V}{s}$


Replace the current source w/ a more useable one:



$$i = C \frac{dV}{dt}$$






Frequency Domain view of Capacitors




Amplitude (A)
 Amplitude (App)
 (peak to peak)
 Period (T)
 Frequency ($f = 1/T$)

extreme cases $\left\{ \begin{array}{l} t=0 \Rightarrow V_{out}=0 \\ t \rightarrow \infty \Rightarrow V_{out} = V_{in} \\ t = RC \Rightarrow V_{out} = 0.63 V_{in} \end{array} \right.$
 τ "time constant"

- τ : 63%
- 3τ : 95%
- 5τ : 99%




Question: If you are given the following signals:





How do you keep one signal and attenuate the other?

This motivates filtering!

filtering = keeping ~~signals~~ signals that you want and attenuating noise or otherwise unwanted signals




At high frequencies
 $\frac{1}{T} \Rightarrow |$
 At low frequencies
 $\frac{1}{T} \Rightarrow \delta$
 φ




$$i = C \frac{\Delta V}{\Delta t} \quad \text{or} \quad i = C \frac{dV}{dt}$$

Think about a high frequency signal:




$\frac{dV}{dt} \Rightarrow$ Very large $\Rightarrow i$ is also very large
 Z_C is small

extreme case: square wave





for a low frequency signal:




$\frac{dV}{dt} \Rightarrow$ very small $\Rightarrow i$ is also very small
 Z_C is large

Redraw Low Pass for extreme cases



Quantifying Filter Behavior

Low Pass



$$Z_C = \frac{1}{j\omega C}$$

↓
"Complex Impedance"

$$j = \sqrt{-1} \text{ "i"}$$

$$\omega = 2\pi f \left[\frac{\text{rad}}{\text{s}} \right]$$

C: Capacitance in [F]

We can combine impedances just like resistors

$$\frac{V_{out}}{V_{in}} = \frac{\frac{1}{j\omega C}}{\frac{1}{j\omega C} + R}$$

$$= \frac{1}{1 + j\omega RC}$$

$$= \frac{1}{1 + j\omega \tau}$$

Recall: $\frac{V_{out}}{V_{in}} = \frac{R_2}{R_2 + R_1}$


$$\left| \frac{Z_1}{Z_2} \right| = \frac{|Z_1|}{|Z_2|}$$

$$\left| \frac{V_{out}}{V_{in}} \right| = \frac{|1|}{|1 + j\omega \tau|} = \frac{1}{\sqrt{1 + \omega^2 \tau^2}}$$

$$j^2 = -1$$

$$|z| = \sqrt{\text{Re}(z)^2 + \text{Im}(z)^2}$$

"Magnitude of a complex number"



We care about trends.
global

$$P_{dB} = 20 \log_{10} \left(\left| \frac{V_{out}}{V_{in}} \right| \right)$$

$$= 20 \log_{10} \left(\frac{1}{\sqrt{1 + \omega^2 \tau^2}} \right)$$

Extreme case

$$\omega \rightarrow 0 \quad 20 \log_{10} 1 = 0 \text{ dB}$$

$$\omega \rightarrow \infty \quad 20 \log_{10} (\omega^{-1}) = -\infty \text{ dB}$$


$$\omega \rightarrow 1/\tau$$

really small τ

$$20 \log_{10} \left(\frac{\sqrt{2}}{2} \right) = -3 \text{ dB}$$

Use f_{3dB} and f_{-3dB} interchangeably

$$\omega_c \rightarrow 1/\tau, P_{dB} \rightarrow -3dB \quad \left| \frac{V_{out}}{V_{in}} \right| \rightarrow \frac{\sqrt{2}}{2} \approx 0.7$$



Decade corresponds to one change in power of 10
 10 kHz \rightarrow 100 kHz
 or 100 Hz \rightarrow 1 kHz

$$f_p = \frac{f_c}{2} \Rightarrow \left| \frac{V_{out}}{V_{in}} \right| \approx 0.9 \Rightarrow -1dB$$

p = pass

$$\left| \frac{V_{out}}{V_{in}} \right| = \frac{1}{\sqrt{1 + \omega^2 \tau^2}}$$

$$\omega = \frac{1}{2\tau} \Rightarrow \frac{1}{\sqrt{1 + \frac{1}{4\tau^2} \tau^2}} = \frac{1}{\sqrt{5/4}} = \frac{2}{\sqrt{5}} \approx 0.9$$

Octave
 Multiple of 2 of a signal
Check this!

Ideal filter would have very steep rolloff or slope

Slope: $\left| \frac{V_{out}}{V_{in}} \right| = \frac{1}{\sqrt{1 + \tau^2 \omega^2}}$ At high f, $\omega \rightarrow 1/\tau$

$$\approx \frac{1}{\sqrt{\omega^2}}$$



$$\approx \frac{1}{\omega}$$

$$P_{dB} = 20 \log_{10} \left(\frac{1}{\omega} \right)$$

$$= -20 \log_{10} \omega$$

if $\omega = 10^2$ $P_{dB} = -40dB$
 $\omega = 10^3$ $P_{dB} = -60dB$
 $\omega = 10^4$ $P_{dB} = -80dB$

High Pass



$$\left| \frac{V_{out}}{V_{in}} \right| = \frac{\omega\tau}{\sqrt{1+\omega^2\tau^2}}$$

$$f_p = 2 \cdot f_c \quad \left| \frac{V_{out}}{V_{in}} \right| \approx 0.9$$

$$\omega \rightarrow 0$$

$$20 \log_{10} \left(\frac{\omega\tau}{\sqrt{1+\omega^2\tau^2}} \right) \Rightarrow -\infty$$

$$\omega \rightarrow \infty$$


$$20 \log_{10}(1) \Rightarrow 0$$

$$\omega \rightarrow 1/\tau$$

$$20 \log_{10} \left(\frac{1}{2} \right) = -3 \text{ dB}$$

Impedances for filters

Low-Pass







$$Z_{in, \text{worst-case}} = R$$

* We want $Z_{in} > 10 Z_{out}$
 * By input impedance
 * Small output impedance



Recall $Z_c = \frac{1}{j\omega C}$

~~High pass~~
 $Z_{out, \text{worst-case}} = R = \frac{1}{j2\pi f C}$

Two cases:




Homework 2 Q7 Guidance




For both of these connections,

$$\# Z_{in} > 10 Z_{out}$$



First, one more capacitor concept:



R_1 & R_2 are a voltage divider that set the new DC value of your signal

This is called "Biasing"

Important for transistor circuits!

To calculate the f_{sdb} of this circuit, use $R = R_1 || R_2$

1) Inductors



- Inductance: [H] μH and mH

Capacitor vs Inductor

$i = C \frac{dV}{dt}$

can't change Voltage instantaneously


$Z_C = \frac{1}{j\omega C}$
"wire"



$V = L \frac{di}{dt}$

can't change current instantaneously

$Z_L = j\omega L$
"open circuit"




High Frequency
Low Frequency


inductance

What can we do w/ inductors?

RLC Notch Filter




V_{out}/V_{in}



This filter attenuates a narrow range of frequencies

RLC Band Pass



Recall: $\frac{V_{out}}{V_{in}} = \frac{R_2}{R_1 + R_2}$




$$\frac{1}{Z_{LC}} = \frac{1}{Z_L} + \frac{1}{Z_C} \Rightarrow Z_{LC} = \frac{j}{\omega L - \omega C}$$

↑
equivalent impedance of cap and inductor in ||

$$Z_{LC} \rightarrow \infty$$



$$\omega = 2\pi f$$

$$\boxed{f_R \Rightarrow \frac{1}{2\pi\sqrt{LC}}}$$



The shape of the response curve is captured by the "Quality Factor"


$$Q = \frac{f_R}{\Delta f}$$



$$Q = 2\pi f_R RC \text{ for parallel RC circuits}$$

Diodes

- Two terminal component




allows current flow in one direction!

- Typically use "signal diodes"
Current rating $\sim 100\text{mA}$


- Sometimes use "power diodes"
Current rating $\sim 1\text{A}$ and up

- Further reading look PN junction


Perfect diode




In Reality



Example Circuits



"Half wave rectifier"



Whenever your diode is conducting, think about as a wire with a 0.6V voltage drop.


V_f

If $V_{in} = 0.5\text{V}$, V_{out} would need to go to -0.1V , and then we violate Kirchhoff's current law ^{at} would


Transition point $\Rightarrow V_{in} = 0.6\text{V}$

Think about as "Saturation".

"Clamp"




A subtle question: How to choose between rectifier & clamp?



We care about the time when V_{out} tracks V_{in}

Rectifier: conduction across a diode

Clamp: conduction across a resistor




for rectifier
 $R_{out} = R_{out, source}$

for the clamp,
 $R_{out} = R_{out, source} + R_{clamp}$


For clamp, can you just eliminate resistor and rely on R_{out} of source?

You can double clamp!




One last diode circuit

Full-wave bridge rectifier



- Trace full path for current
- conducts for both pos + neg inputs



capacitor gives you the peaks → This is a wavy but acceptable DC signal


Waviness is called "ripple"

How to further reduce ripple?


Other Diodes

Schottky Diode

$$V_f \approx 0.3 V$$



Zener Diode




V_z follows E12 & E24 series values

Typical is 5.6V

I_z is current required to put Zener into reverse conduction

I_z typically 5-10mA




$$\frac{4.4V}{10mA} \Rightarrow R = 440 \Omega$$

Zener is a great voltage reference!

If our goal is stable V_{out} , then Zener is the way to go!


Hedges against V_{supply} / V_{BAT} Drop.

For HW4: LEDs!



- Polarity matters
- V_F typically around 2V
- I_F maximum typically around 20mA

Typical circuit:




$$R = \frac{5V - 2V}{10mA} = 300\Omega$$

$$R = \underline{\underline{330\Omega}}$$




Transistors - BJTs

- Bipolar Junction Transistor
- Labeled "a" circuit diagrams
- Two types: NPN and PNP



B: Base
C: Collector
E: Emitter


- Three main regions of operation



- $i_C = \beta i_B$ no longer holds
- i_C determined by load
- used for switching

Constant Current Source

Example:




Eq. $V_E = 5.6V - 0.6V$

$= 5V$

$I_E = \frac{5V}{5K} = 1mA$


$I_C = I_E = 1mA$

$V_C = 10V - (100\Omega)(1mA)$
 $= 9.9V$



Same,
but

$V_C = 9V$




Same,
but

$V_C = 10V - (4.8K)(1mA)$
 $= 5.2V$

Doesn't work!

Output voltage compliance: Range of voltages that are supported by the current source

Example:



Follower


If V_{in} is small enough such that the transistor stays in the forward active region, then

$V_{out} = V_{in} - 0.6V$

Input Impedance

- (1) Apply ΔV_B at the base. The change at the emitter will also be ΔV_E . So $\Delta V_E = \Delta V_B$
- (2) $\Delta I_E = \frac{\Delta V_E}{R_E} = \frac{\Delta V_B}{R_E}$
- (3) $\Delta I_E = (1 + \beta) \Delta I_B$
- (4) $\frac{\Delta V_B}{R_E} = (1 + \beta) \Delta I_B$
- (5) $R_{IN} = \frac{\Delta V_B}{\Delta I_B} = (1 + \beta) R_E$

Output Impedance



(1) Apply ΔV_E . This yields $\Delta V_B = \Delta V_E$

(2) Now, $\Delta I_B = \frac{\Delta V_B}{R_{source}} = \frac{\Delta V_E}{R_{source}}$

(3) We know that $\Delta I_E = (1 + \beta) \Delta I_B + \frac{\Delta V_E}{R_E}$

(4) Substitute:


$$\Delta I_E = (1 + \beta) \frac{\Delta V_E}{R_{source}} + \frac{\Delta V_E}{R_E}$$

$$\Delta I_E = \left(\frac{1 + \beta}{R_{source}} + \frac{1}{R_E} \right) \Delta V_E$$



$$R_{out} = \frac{\Delta V_E}{\Delta I_E} = \frac{1}{\frac{1 + \beta}{R_{source}} + \frac{1}{R_E}} \rightarrow \text{small}$$

$$R_{out} \approx \frac{R_{source}}{1 + \beta}$$


Example to illustrate power of follower:




Mixing R_E & "Load"
 Be careful! ★



Problem appears when V_E hits 5V





If input decreases further




currents at emitter need to sum to zero
NPN only wants to source current

Solution to this asymmetry problem:




Improved Push-Pull



(1) Resistor by diodes into forward conduction

(2) Resistors provide base currents to transistors




One last, important circuit:

AC common-emitter amplifier.

Now we are amplifying voltage

Example:



Say you want to pass 100 Hz and above
 $f_{3dB} = \frac{f_p}{10}$ or $\frac{f_p}{1/10}$

First, look at quiescent conditions ($V_{in} = 0$):

$$V_B = \frac{R_2}{R_1 + R_2} V_s = \frac{10K}{110K + 10K} \cdot 20V = 1.6V$$

$$V_E = V_B - 0.6V = 1.0V$$

$$I_E = \frac{1V}{1K} = 1mA$$

$$I_C = I_E = 1mA$$

$$V_{out} = 20 - (10K)(1mA) = 10V$$

"centered output"

Now, let's see what happens when we apply some input:

$$\Delta V_{in}$$

$$\Delta V_E = \Delta V_{in}$$

$$\Delta I_E = \frac{\Delta V_E}{R_E} = \frac{\Delta V_{in}}{1K}$$

$$\Delta I_C = \Delta I_E = \frac{\Delta V_{in}}{1K}$$

$$\Delta V_{out} = -(10K) \cdot \frac{\Delta V_{in}}{1K}$$

$$\frac{\Delta V_{out}}{\Delta V_{in}} = -10$$

$$G = -\frac{R_C}{R_E}$$


"Gain"

(-) indicates inversion

What happens w/ small R_E ?

Refined Transistor Model

Yesterday:




Today:

V_{BE} can vary slightly: 0.2 - 0.8 V


"Ebers-Moll Model"

V_{BE} determines i_c according to $i_c = i_s (e^{\frac{V_{BE}}{kT/q}} - 1)$



$kT/q \approx 25\text{mV}$ at room temp
 - 1 is small relative to exponential term
 i_s : saturation current [10⁻¹² to 10⁻¹⁵ A]
 Temperature dependent

Flip the axes:



Take log of both sides

$$\ln(i_c) \approx \ln(i_s) + \frac{V_{BE}}{25\text{mV}}$$

$$r_e = \frac{\Delta V_{BE}}{\Delta I_C} = \frac{25}{I_C (\text{in mA})} \Omega$$

The upshot: - We lump the complex Ebers-Moll relation in one simple parameter $\Rightarrow r_e$
 - We only need to use this refined model when r_e is of a similar size to the other resistors in your circuit.

$$V_{BE} = 25\text{mV} \cdot \ln(i_c)$$


$$\frac{dV_{BE}}{di_c} = \frac{25}{(i_c)_{\text{mA}}} \Omega$$

\Rightarrow Or, as a heuristic, if something is too good to be true. i.e. $Z_{out} = 0$ or $G_{orn} = \infty$

Two cases in which r_e is needed:

Grounded Emitter Amplifier


Yesterday:



$$\frac{V_{out}}{V_{in}} = -\frac{R_c}{R_E}$$

$$R_E \rightarrow 0 \quad \frac{V_{out}}{V_{in}} \rightarrow \infty$$

Today:



r_e is "intrinsic emitter resistance"

$$r_e = \frac{25}{I_c(\text{mA})} = \frac{25}{1} = 25\Omega$$

$$G = \frac{V_{out}}{V_{in}} = -\frac{R_c}{r_e + R_E}$$

When to care about r_e ?

$$r_e = 25\Omega$$

if $R_E > 250\Omega$


r_e doesn't matter

if $R_E \rightarrow 0$

$$\frac{V_{out}}{V_{in}} = -\frac{R_c}{r_e}$$


Follower

Yesterday:



$$R_{out} = 7.5K \parallel \frac{50\Omega}{\beta} \approx \frac{50}{\beta} \approx 0.5\Omega$$

Today:



$$R_{out} = 7.5K \parallel \frac{50\Omega}{\beta} + r_e \approx 25\Omega$$


r_e puts a floor on follower output impedance.

Today's Topics



- Distortion explained by r_e
- Temperature (in)stability of transistors
- Difference Amplifier

Distortion

In lab you had this circuit:



Qualitatively




Best of both worlds, stability and gain

V_{out}	I_c (mA)	r_e (Ω)	Gain	ΔV_{out}	ΔV_{in} (V)
14.8	0.03	940	8	7.3	-0.9
12.5	0.33	75	100	5.0	-0.05
10	0.66	38	200	2.5	-0.012
7.5	1	25	300	0	0
5	1.33	19	400	-2.5	0.006
2.5	1.66	15	500	-5.0	0.01
0.2	2	12.5	592	-7.3	0.012

$$I_c = \frac{15 - V_{out}}{7.5K} \quad r_e = \frac{25}{I_c(\text{mA})} \quad G = \frac{7.5K}{r_e} \quad \Delta V_{in} = \frac{V_{out}}{G}$$


- Symmetric input gives asymmetric output
- Input shape is distorted
- To correct, sacrifice gain for stability => add R_E



Temperature instability:

- Transistors are very sensitive to temperature changes!
- Quantify:

- I_C grows at about $9\frac{1}{2}\%$ per $^{\circ}C$, if you hold V_{BE} constant
- V_{BE} falls at $2mV/^{\circ}C$, if you hold I_C constant




$I_C (mA)$	$T (^{\circ}C)$
1	25
1.09	26
⋮	⋮
2	33

The quiescent voltage

is changing dramatically - this is bad!

→ Only $8^{\circ}C$ resulted in $V_{out, quiescent} \approx 0V$

Simple remedy: Add an emitter resistor



- (1) Increase in Temp raise I_C
- (2) Increasing I_C increases V_E
- (3) Since V_B is fixed, V_{BE} shrinks
- (4) Since V_{BE} shrinks, I_C decreases.


Stable! Negative Feedback is the key here.



- Other Temp stability methods rely on putting multiple transistors on a single die, so that they all see the same temp change.


Difference Amplifier

- Main idea - amplify the difference between two signals and attenuate the common component of the signals.
- Implementation:



- First step in analysis is to look at quiescent behavior:

$$V_{in,1} = V_{in,2} = 0V$$



$$V_E = -0.6V$$

$$V_A \approx -1V$$

$$I_{TAIL} = \frac{-1 - (-15)}{10K} \approx 1.5mA$$


Because R_C doesn't affect current, then the current must be shared equally between the two branches

$$V_{out} = 15 - 0.75mA \cdot 10K = 7.5V$$

sits at center of possible output swing.

• Now look at differential gain

↳ apply opposite signals at the inputs
"raise one, lower the other"



Total current through R_{TAIL} remains the same

↳ Key insight: Point A is at a fixed voltage, so all the change in current must occur across the 100Ω resistors! This will evoke a change in output voltage given by:

Familiar "Gem" equation


$$\Rightarrow \frac{\Delta V_{out}}{(\Delta V_{in}/2)} = \frac{10K}{100\Omega + r_e \approx 33\Omega} \quad r_e = \frac{25}{.75} \approx 33\Omega$$

Differential Gain

$$G_{DIFF} = \frac{\Delta V_{out}}{\Delta V_{in}} = \frac{10K}{2(100\Omega + 33\Omega)} \approx 37.5$$

• Common Mode Gain

→ same signal to both inputs



• Now, the change in current will occur across r_e , 100Ω , and the $10k$ tail resistor.

This evokes a change in voltage at the collector

$$G_{CM} = \frac{\Delta V_{out}}{\Delta V_{in}} = \frac{10k}{100\Omega + r_e + 2(10k)} \approx \frac{1}{2}$$

↑ Because tail current is shared by the two branches, this R looks twice as big

• Common Mode Rejection Ratio (CMRR)


is a performance metric for differential amplifiers

$$CMRR = \frac{G_{DIFF}}{G_{CM}}$$

For our design $CMRR = \frac{37.5}{1/2} = 75$

$$CMRR_{dB} = 20 \log_{10} \left(\frac{G_{DIFF}}{G_{CM}} \right)$$

• In general:



$$G_{DIFF} = \frac{R_C}{2(R_E + r_e)}$$

$$G_{CM} = \frac{R_C}{R_E + r_e + 2R_{TAIL}}$$

$$CMRR \approx \frac{R_{TAIL}}{R_E + r_e}$$

• To increase CMRR, increase R_{TAIL} , decrease R_E .

• Use a current source (high R_{out}) for R_{TAIL}


1.7 Op Amps: Golden rules

Physics 123

Summer 2019

Op-Amps I

Operational Amplifier - "Op Amps"



For our op-amp:

$$G \approx 600-700$$


For op-amp ICs:

$$G \approx 10^5 \text{ to } 10^6$$

Define (+) terminal as: non-inverting input

(-) terminal as: inverting input

Circuit #1: Follower



$$V_{out} = G(V_{in} - V_{out})$$

$$(1 + G)V_{out} = G(V_{in})$$

$$\frac{V_{out}}{V_{in}} = \frac{G}{1 + G}$$


if $G \gg 1$,

$$\boxed{\frac{V_{out}}{V_{in}} \approx 1}$$

Negative Feedback

The output is tied back to the (-) input.

Circuit #2: Non-inverting Amplifier



$$V_{out} = G(V_{(+)} - V_{(-)})$$

$$= G\left(V_{in} - \frac{R_1}{R_1 + R_2} V_{out}\right)$$


$$\left(1 + \frac{G R_1}{R_1 + R_2}\right) V_{out} = G V_{in}$$

$$\frac{V_{out}}{V_{in}} = \frac{G}{1 + G \frac{R_1}{R_1 + R_2}}$$


if $G \gg 1$

$$\boxed{\frac{V_{out}}{V_{in}} = \frac{1}{\frac{R_1}{R_1 + R_2}} = 1 + \frac{R_2}{R_1}}$$

Circuit #3: Inverting Op Amp



No current into op-amp



op-amp says: $V_{out} = G(V_{(+)} - V_{(-)})$

$$= G\left(0V - \left(\frac{R_1}{R_1 + R_2}(V_{out} - V_{in}) + V_{in}\right)\right)$$

$$V_{out} + G \frac{R_1}{R_1 + R_2} V_{out} = -G V_{in} + G \frac{R_1}{R_1 + R_2} V_{in}$$

$$V_{out} \left(1 + G \frac{R_1}{R_1 + R_2}\right) = V_{in} G \left(\frac{R_1}{R_1 + R_2} - 1\right)$$

$$\frac{V_{out}}{V_{in}} = \frac{G \left(\frac{R_1}{R_1 + R_2} - 1\right)}{1 + G \frac{R_1}{R_1 + R_2}}$$

Tedious Algebra Motivates
Need for simpler rules!

Golden Rules:

When you employ negative feedback:

#1 output drives the input terminals to the same voltage

#2 the inputs draw no current.

$$G \gg 1$$


$$\approx \frac{\frac{R_1}{R_1 + R_2} - 1}{\frac{R_1}{R_1 + R_2}}$$

$$= 1 - \frac{R_1 + R_2}{R_1 + R_2}$$

$$= 1 - 1 - \frac{R_2}{R_1}$$

$$\boxed{\frac{V_{out}}{V_{in}} = -\frac{R_2}{R_1}}$$

Revisiting Inverting Op Amp w/ golden rules:



Fraction fed back

GR#1: Voltage at (-) terminal will be $\approx 0V$

GR#2: (-) and (+) terminals draw no current

KCL: $i_1 = i_2$


$$\frac{V_{in}}{R_1} = \frac{0V - V_{out}}{R_2}$$

$$\frac{V_{in}}{R_1} = -\frac{V_{out}}{R_2}$$

$$\boxed{\frac{V_{out}}{V_{in}} = -\frac{R_2}{R_1}}$$

Example


Choose $R_2 = 3K$
 $R_1 = 1K$



Analogous in purpose to the common emitter amp
but much more user friendly

Output Range is set by the voltage supplies.

Circuit #4: Summer "Adder"



$$i_1 + i_2 + i_3 = i_f \quad (\text{KCL})$$


$$\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} = -\frac{V_{out}}{R_f}$$

$$\Rightarrow V_{out} = -R_f \left(\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right)$$

if $R_1 = R_2 = R_3 = R_f$

$$\underline{\underline{V_{out} = -(V_1 + V_2 + V_3)}}$$

What if:




Choose $R_1 = R_2 = R_3 = R_f$

choose $R_4 = R_5$

$$\underline{\underline{V_{out} = V_1 + V_2 + V_3}}$$

Input and Output impedances of Op Amps

Case #1
Inverting op-amp



GR #1: (-) and (+) inputs are driven to the same voltage.

Apply ΔV at input, $\Delta i = \frac{\Delta V}{R_1}$

$$R_{in} = \frac{\Delta V}{\Delta i} = \frac{\Delta V}{\Delta V/R_1} = R_1$$

Try to apply ΔV at output, negative feedback fights back and squelches the ΔV wiggle.


$$R_{out} = \frac{\Delta V}{\Delta i} \approx \frac{0}{\Delta i} = 0 \Omega$$

Case #2:

Follower

a.k.a. "buffer"

GR #2: Inputs draw no current




As before, $R_{out} \approx 0 \Omega$

Very Small

$$\text{Now, } R_{in} = \frac{\Delta V}{\Delta i} \approx \infty$$

Very Large

Circuit #5 : Current to Voltage converter




$$i_{in} = i_f$$

$$i_{in} = -\frac{V_{out}}{R_f}$$

$$V_{out} = -i_{in} R_f$$

Circuit #6 : Improved Current Source



For this ckt

$$i_{const} = \frac{V_{div}}{R_E} \approx 0.6 \text{ mA}$$


Small imperfections in current sources related to "Early Effect" that feedback remedies. negative

Op-Amp Characteristics

(roughly in order of importance)

(1) Output Voltage Range

- Most of the time, the output voltage can't go from V_{ee} to V_{cc} .
- For LF411, w/ $\pm 15V$ supplies, output range is $\pm 13.5V$
- Note diode drops
- Two special types



"Single-Supply Op Amps"

- ↳ Used in battery-driven circuits
- ↳ output can go all the way down to V_{ee}
- ↳ Usually choose V_{ee} to be GND
- ↳ Example: LM358

"Rail-to-Rail opamps"

- ↳ Output swings all the way from V_{ee} to V_{cc}
- ↳ Example is: LMH6645.

(2) Input Voltage Range


- Most of the time, the inputs can't go down to V_{ee} or up to V_{cc}
- LF411 w/ $\pm 15V$ supplies, input range is $\pm 11V$
- a.k.a. "Common-mode input range"
- Note can also get rail-to-rail inputs
- Single supply op-amps accept input voltages down to V_{ee} .

(3) Supply Voltage Range

- Op Amps only properly operate for some range of V_{ee} & V_{cc}
- LF411, $3.5 < V_{cc} < 18$ V ↗ What limits ~~output~~ $V_{cc, max}$?
 $-18 < V_{ee} < -3.5$ V


(4) Output Current Limit

- Op Amps usually can't source or sink large amounts of current
- LF411 source 20mA (min)
sink 10mA (min)
- Current-limiting resistors protect push-pull output of op-amp



(5) Gain Roll-off

- Op-Amp gain decreases w/ frequency.
- LF411: 4 MHz



f_T : frequency at which gain = 1
 a.k.a. "Gain bandwidth product"
 "unity-gain bandwidth"

LF411
 $A_{ol} = \frac{200V}{mV}$
 DC level


- The real issue is effectiveness of negative feedback degrades with decrease A_{ol} .

(6) Slew Rate


- Defined as the max $\frac{\Delta V}{\Delta t}$ of the op-amp output
- LF411: $15 \text{ V}/\mu\text{s}$
- Also due to compensation capacitor.

(7) V_{offset} : The voltage difference ^{in input voltage} necessary to bring the output to zero.

Pictorially:



If:




This would saturate

(go to V_{cc} or V_{ee})

- Due to imperfect matching behavior between the two sides of the differential stage.
- LF411, typical is 0.8 mV

• Example R_2



Because of V_{offset} ,

$V_{in}^{(-)}$ won't sit at 0V , but will sit at $-V_{\text{offset}}$ instead.

$$\Rightarrow \text{error} \sim \left(\frac{R_2}{R_1} V_{\text{offset}} \right)$$

(8) I_{Bias} : The very small amount of current flowing into or out of the input terminals


- LF411, 50 pA typical at 25°C
- I_{Bias} is average of two input currents
- Only matters in two edge cases
 - ↳ You use really big resistors ($\sim 10 \text{ M}$)
 - ↳ Can cause errors if you use mismatched resistive paths.

(9) I_{offset} : Difference in input currents.

- LF411, 25 pA (typical)
- Can cause errors w/ big resistors.

Some More Op-AMP Circuits:

(1) Integrator



$$i_{in} = \frac{V_{in}}{R} \quad i_f = -C \frac{dV_{out}}{dt}$$


$$i_{in} = i_f \quad (KCL)$$

$$\frac{V_{in}}{R} = -C \frac{dV_{out}}{dt}$$

$$\Rightarrow \frac{dV_{out}}{dt} = -\frac{1}{RC} V_{in}$$

$$V_{out} = -\frac{1}{RC} \int V_{in} dt$$

(2) Differentiator



$$i_{in} = C \frac{dV_{in}}{dt} \quad i_f = \frac{-V_{out}}{R}$$


$$i_{in} = i_f \quad (KCL)$$

$$C \frac{dV_{in}}{dt} = -\frac{V_{out}}{R}$$

$$\Rightarrow V_{out} = -RC \frac{dV_{in}}{dt}$$


This circuit has issues at high frequencies

Not quite as good



Feedback is feeble.

(3) Practical Differentiator





1.9 Op Amps: Nice positive feedback

1125 Summer 2011

Op Amps III: Nice Positive Feedback


7/11

Question: What does this do? Compared input to zero



Dedicated ICs to do this comparison task.

- LM311 "Open Collector output" - output is collector of npn transistor.



Functionality:


Transistor turns on when $V_{in}^{(+)} < V_{in}^{(-)}$

Note: Assume biasing is taken care of inside of ~~opamp~~ comparator.

- Typical Choices:
- $V_{high} = 5V$
 - $V_{low} = 0V \text{ GND}$
 - $R_{pullup} = 4.7K$

Transistor on: $V_{out} = V_{low}$
 Transistor off: $V_{out} = V_{high}$

Example:




Transistor turns on when

$$V_{in}^{(+)} < V_{in}^{(-)}$$

$$\text{If } V_{in}^{(-)} > V_{in}^{(+)} , V_{out} = 0V$$

$$V_{in}^{(-)} < V_{in}^{(+)} , V_{out} = 5V$$


input voltage scale





Two key challenges with these type of comparisons

- Noise can create multiple zero crossings.
↳ Hysteresis solves this!
- Slowly changing inputs can result in slow output swings.

Example:



Example w/hysteresis



$$V_{out} = 5V$$

$$V^+ = \frac{1k}{100k + 1k} \cdot 5V$$


$$V^+ = 0.05V \quad 50mV$$

$$V_{out} = 0V$$

$$V^+ = 0V$$

- What if V_{in} is centered at 50mV?
- Center your switching levels about center of V_{in} .

Another Example





• Choose $R_f \gg R_{pullup}$

• This is for case of V_{in} centered about 2.5V

- Most of the time, center of hysteresis will be at nominal switching threshold.
- Lots of ways to build positive feedback to give desired hysteresis
- Positive feedback speeds up output transition.

Oscillators

① RC Relaxation Oscillator



• Assume current is approximately constant

$$I = C \frac{\Delta V}{\Delta t}$$

$$\frac{15V}{100K} = 0.01\mu F \frac{2.8V}{\Delta t}$$

$$T = 2\Delta t$$


$$f = 1/T$$

(2) '555 RC Oscillator Timer

- Versatile and Ubiquitous IC for oscillator circuits


"Astable Configuration"

- Mix of analog and digital components



Set	Reset	Q	\bar{Q}
0	1	0	1
1	0	1	0

0 \Rightarrow 0V
1 \Rightarrow 5V



$$T = 0.7 (R_A + 2R_B) C$$

$$f = \frac{1}{T} \approx \frac{1.4}{(R_A + 2R_B) C}$$

- Ratio of R_A & R_B is related to time high and time low

Duty Cycle: % of time that the output is high.

$$D = \frac{R_A + R_B}{R_A + 2R_B}$$

Metal Oxide Semiconducting Field Effect Transistor (MOSFETs)

Basic Understanding: Voltage Controlled Switches

Key Attribute: Very high input impedance
(10^{12} to $10^{14} \Omega$)


Key Application: Foundation of modern digital logic (logic switching)

Other Applications: Analog switching, Power switching

Key Types: NMOS Enhancement Mode (NMOS)

PMOS Enhancement Mode (PMOS)

Analogous to NPN & PNP Bipolar Transistors

gap reminds you
of high ϵ_{ox} Normal operation

- Gate is the input, drain is output
- Drain is more positive than source
- Gate to source voltage (V_{GS}) controls the switch state.
 - ↳ $V_{GS} > V_T$, switch is closed
 - ↳ $V_{GS} < V_T$, switch is open
- Body diode typically connected to negative most voltage in circuit:
 - ↳ typically source, but sometimes a negative supply
 - ↳ We don't want body diode to conduct, typically


 V_T : "Threshold Voltage"Example

NMOS 3N170

$$V_{T, \min} = 1V$$

$$V_{T, \max} = 2V$$

PMOS Symbolically




V_T typically
1 to 2.5V

Normal Operation

- Source is higher voltage than drain
- V_{GS} controls switch state.
 - ↳ $V_{SG} < V_T$ switch is off
 - ↳ $V_{SG} > V_T$ switch is on
- Body ~~diode~~ is connected to most positive voltage in ckt.

Basic Logic Gate

NMOS Inverter



When $V_{in} = 0V$, $V_{GS} = 0V$, $V_{GS} < V_T$,
so switch is off, $V_{out} = 5V$


When $V_{in} = 5V$, $V_{GS} = 5V$, $V_{GS} > V_T$,
so switch is on, $V_{out} \approx 0V$

Two issues w/ this approach

- (1) Power Dissipation in the resistor when the switch is on.
- (2) Output rise is slow for high levels because ~~resistor~~ stray capacitance at the output ~~is~~ must be driven by the resistor.

MOSFETS

Aside: Transistors have pesky capacitances that can slow down switching!



On Spec Sheets

C_{iss}	$C_{GD} + C_{GS}$	Input capacitance
C_{oss}	$C_{GD} + C_{DS}$	Output capacitance
C_{rss}	C_{GD}	Feedback capacitance

For 3N170:

$$C_{iss} = 5 \text{ pF}$$


$$C_{rss} = 1.3 \text{ pF}$$

$$C_{DB} = 5 \text{ pF} \quad (C_{DS})$$

↳ "Body" ←

Better Approach to Logic

CMOS! "Complementary" MOS



When


$$V_{in} = 0V \begin{cases} \text{NMOS OFF} \\ \text{PMOS ON} \end{cases} \quad V_{out} = 5V$$

$$V_{in} = 5V \begin{cases} \text{NMOS ON} \\ \text{PMOS OFF} \end{cases} \quad V_{out} = 0V$$

- Very little power dissipation
- Fast output transitions.

Analog Switching


- Use a digital signal to control the passing or blocking of an analog signal.



Let $Ctrl = 5V$ close the switch.
 $Ctrl = 0V$ open the switch.

Tricky because we need to handle +/- inputs and outputs.

↳ indicates we need a CMOS approach



V_{in}	Ctrl	NMOS	PMOS
+	V^+	off	on
-	V^+	on	off
+	V^-	off	off
-	V^-	off	off

DG403

S: Input
 D: Output

IN1: Ctrl


12 L.2.2 - Chopper Circuits
 Sample & hold

Then loop to begining
 if you have time.

power supplies {
 $V_- = -15V$
 $V_+ = +15V$
 $V_L = 5V$
 GND ~ "Logic"

- Analog = Continuous Waveforms (e.g. sine waves)
- Digital = Discrete Values


How does this work? We still deal with voltage



- * With CMOS, we guarantee our output will be between 4.9 to 5V or 0 to 0.1V
- * We ask that inputs lie between 0 and 1V or 3.5 and 5V

What do we do with digital signals?

Today: Combinatorial logic with logic gates.



High: 1
Low: 0
True: High
False: Low


"Truth Table"

A	B	OUT
0	0	0
0	1	0
1	0	0
1	1	1


A	B	OUT
0	0	0
0	1	1
1	0	1
1	1	1

A	OUT
0	1
1	0

"Universal Logic Gates"
↓
Either lets us build any digital device.




A	B	OUT
0	0	1
0	1	1
1	0	1
1	1	0




A	B	OUT
0	0	1
0	1	0
1	0	0
1	1	0

De Morgan's Theorem: You can swap shapes if at the same time, you ~~swap~~ invert all inputs and outputs:

Example:




De Morgan says these are equivalent!
 \Leftrightarrow



A	B	OUT
0	0	1
0	1	0
1	0	0
1	1	0


A	B	OUT
0	0	1
0	1	0
1	0	0
1	1	0

Example:



De Morgan

\Leftrightarrow




A	B	OUT
0	0	0
0	1	1
1	0	1
1	1	1

A	B	OUT
0	0	0
0	1	1
1	0	1
1	1	1


We can combine ^e Gates together to do more complex operations.

Example #1: "Movie Theater"



A	B	C	OUT
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Example #2 "Pizza Selection"



A	B	C	OUT
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1


Converting Logic Table to Logic Circuit

* "Sum of Products"

- (1) Look at all the rows for which the output is high
- (2) Take the sum of the products of the inputs, inverting inputs that are low.

For Ex #2:

$$\begin{aligned}
 \text{OUT} &= \overline{A} \cdot B \cdot C + A \cdot \overline{B} \cdot \overline{C} + A \overline{B} C + A B C \\
 &= B \cdot C \cdot (\overline{A} + A) + A \cdot \overline{B} \cdot (C + \overline{C}) \\
 &= B \cdot C \cdot 1 + A \overline{B} \cdot 1 \\
 &= B \cdot C + A \overline{B}
 \end{aligned}$$



Notation


- "—" means inverted
- "·" mean "and"
- "+" means "or"

Note:

$$A + \overline{A} = 1$$

$$A \overline{A} = 0$$

For all cases



Implement the following truth table:

Ex#3



A	B	Out
0	0	1 ←
0	1	0
1	0	1 ←
1	1	0

Ex#4

A	B	Out
0	0	1 ←
0	1	0
1	0	1 ←
1	1	1 ←

$$\begin{aligned} \text{OUT} &= \bar{A}\bar{B} + A\bar{B} \\ &= (\bar{A} + A)\bar{B} \\ &= \bar{B} \end{aligned}$$


$$\begin{aligned} \text{OUT} &= \bar{A}\bar{B} + A\bar{B} + AB \\ &= \bar{B} \cdot (\bar{A} + A) + AB \\ &= \bar{B} + \underbrace{A \cdot B}_{\text{and}} \end{aligned}$$




What if we want to build the circuit from Ex#4 with

only NAND and NOT Gates? Use DeMorgan!

Step #1) Convert all "OR" Gates into "ANDS" Apply DeMorgan





Step #2) Simplify



Example

Redraw Pizza Selection w/ only NANDs & Nets

(1) Apply DeMorgan to ORs



Active-Low Signals


- Action happens when signal goes low
- Signal is normally high
- Common in digital electronics due to historical reasons.

↳ Asymmetries in TTL

↳ BJT based logic

↳ Read More about 14N.5

Example



$\overline{\text{Reset}}$ was an active low signal.

Doesn't reset until we apply 0V.

" $\overline{\text{Reset}}$ is asserted"

" $\overline{\text{Reset}}$ is not asserted"


asserted = active

Binary and Hexadecimal Representations


Most Significant Bit

Each digit is one bit

* Unsigned Binary (base-two)



Analogous to decimal (base ten)



Example

Binary:

$$\begin{array}{c}
 100 \\
 \swarrow \quad | \quad \searrow \\
 1 \cdot 2^2 + 0 \cdot 2^1 + 0 \cdot 2^0 \\
 = 4
 \end{array}$$

Binary:

$$\begin{array}{c}
 10010 \\
 \swarrow \quad | \quad | \quad | \quad \searrow \\
 1 \cdot 2^4 + 0 \cdot 2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 0 \cdot 2^0 \\
 16 + 0 + 0 + 2 + 0 \\
 = 18
 \end{array}$$

Use 0b to denote binary

$0b100$
 or
 100_2

} denotes binary

100_{10}

} decimal

* Signed Binary

- Two's Complement
- Treat the MSB as negative and add to the rest of the number.

Example


0b1011 in 2's comp

$$\begin{array}{c}
 0b1011 \\
 \swarrow \quad | \quad | \quad \searrow \\
 -2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 1 \cdot 2^0 \\
 -8 + 0 + 2 + 1 \\
 = -5
 \end{array}$$

Hexadecimal (base 16)

- Easier to read for large numbers.

Example:



Write as F9h or 0xF9

Note: A=10, B=11, C=12, D=13, E=14, F=15

Example: What is 0xC000 in binary?

1100 0000 0000 0000


What is 0xC000 in decimal?
(using unsigned binary)

$$2^{15} + 2^{14} = 49,152_{10}$$

What is 0xC000 in ^{decimal very easy} Two's Comp?


$$-2^{15} + 2^{14} = -16384_{10}$$

"exclusive OR"
 (1) XOR Gate (74HC86)



A	B	Out
0	0	0
0	1	1
1	0	1
1	1	0


(2) Three-State Buffer (74HC125) a.k.a "Tri-State Buffer"



A	\overline{OE}	Y
1	0	1
0	0	0
1	1	Hi-Z
0	1	H-Z


"High Impedance" open-circuit

Example: ~~cases~~ Use case: When digital devices share an output



(3) S-R Latch (74HC279) "Set-Reset Latch"

- Simplest "flip-flop"
- Flip-flop: A digital circuit with two stable states
Can be used to store information
Foundation for memories, counters, processors, etc.



• Interesting Case: $\bar{S}, \bar{R} = 1$


$$\begin{aligned} Q=0 \Rightarrow \bar{Q}=1 \\ \bar{Q}=1 \Rightarrow Q=0 \end{aligned}$$

$$\begin{aligned} Q=1 \Rightarrow \bar{Q}=0 \\ \bar{Q}=0 \Rightarrow Q=1 \end{aligned}$$

Q_p : "Q previous"


• We can set some value into Q and \bar{Q} and then keep it latched by deasserting \bar{S} and \bar{R} . "Memory Effect"

(9) Transparent D-Latch (HC573)



	D	ENABLE	\overline{OE}	Q_{out}
	1	1	0	1
	0	1	0	0
Memory State	1	0	0	$Q_{previous}$
	0	0	0	$Q_{previous}$
	X	X	1	Hi-Z


• Note: This device takes action when ENABLE goes HIGH. This is an example of "Level triggering"





(5) D Flip-Flop (74HC74)

Money

Note: Ch. 8 p. 508




Triangle indicates "Edge Triggering"



How it works


- At a rising clock edge, Data gets passed through to Q (the output)
- \bar{Q} is always the inverse of Q
- Asserting Set drives Q high
- Asserting Reset drives Q low

(6) Ripple Counter




- Clock: Anything with positive (rising) edges
- Assume Q_0 and Q_1 start at 0. What happens

Draw a timing diagram:



- This circuit counts to 4!
- This circuit divides frequency by 4!
- The issue w/ this ckt is that Q₁ doesn't change until Q₀ does. This is called "ripple delay"
 - ↳ Slows us down (i.e. limits speed)
 - ↳ Produces bad transient (in-between) states.

(7) T-flop "Toggle Flop"



How does it work?


When we get a positive clock edge;

- If T is Low, Q remains same
- If T is High, Q Toggles

(switches state)

(8) Synchronous Counter


↳ everything happens ~~at~~ with the same clock signal



CLK


"2-bit Synchronous Up Counter"

Q₁ Q₀
 0 0
 0 1
 1 0
 1 1




- Note, we looked slightly back in time to get value for D that will be passed on to Q
- This is called "setup time" $t_{setup} \approx 16 \text{ ns}$ for 74HCT4

(9) Shift Register




• Lets you do basic "serial to parallel" conversion and "parallel to serial" conversion




Warm-up

(1) Given a 3-bit shift register:




(a) Add a synchronous CLEAR function controlled by an active-low signal $\overline{\text{CLEAR}}$

\Rightarrow On next positive clock edge, all Q's go to LOW




(b) Add a synchronous LOAD function controlled by active low signal $\overline{\text{LOAD}}$, that loads values $P_0, P_1,$ and P_2 at the next positive clock edge.



Note: A Mux is a digital switch of sorts


(3) Timing Glitches in Combinatorial Logic

Consider the 2:1 Multiplexer:



Assume $A = \text{HIGH}$, $B = \text{HIGH} \Rightarrow \text{OUT}$ should ~~be~~ ^{be HIGH}

Draw Timing Diagram



Note: Gate delay due to


- wave propagation in wires
- RC charging in gates

Takeaways:


- If transients (glitches) at output could be an issue, then it's important to look at dynamics of behavior, not just combinatorics
- Timing Diagram is a great debugging tool!

Edge-Triggered

(4) Flip Flop Subtlety: Set up Time




- The time required for a change in D level to work its way into the flop
 \hookrightarrow comes from gate delay inside the flop



- D must be constant during the set up time!
- 74HC74 $\sim 20-30$ ns
- Set up Time sets a limit on frequency of operation


(5) From last time: 2-bit Synchronous Up Counter




- 2 bits \Rightarrow 2 flip flops
- Counts from 0 to 3
- Q_0 is $\div 2$
- Q_1 is $\div 4$

First Evolution: Output to tell us when the counter is full! "CARRY OUT"

* Counter is full means $Q_0, Q_1 = \text{HIGH}$




Second Evolution: Control input to tell us to start counting: "Carry In"





Third Evolution: Add a way to synchronously clear all the states.

* Use active low $\overline{\text{CLEAR}}$



Fourth Evolution: Add a synchronous load function controlled by $\overline{\text{LOAD}}$ that loads values P_0 & P_1 into Q_0 & Q_1 , respectively.




Fifth Evolution: Add more flip flops (bits)

- Make sure only to allow toggling after lower bits are full
- Add all bits to the carry out logic

We don't build this from raw components, we use 74HC163, which implements these functions.

- 4 bit counter
- Counts to 16!



- $\overline{\text{CLR}}$: Synchronous Clear
 \Rightarrow Drives all Q's Low at next pos. clock edge.

- CLK: Clock

- A, B, C, D: Parallel load inputs
 \Rightarrow Will get loaded into Q_A, Q_B, Q_C, Q_D on next positive clock edge after $\overline{\text{LD}}$ is asserted

- RCO: Carry Out

\Rightarrow Goes HIGH immediately after Q_A, Q_B, Q_C, Q_D all are HIGH

"Ripple Carry Out"

- Q_A, Q_B, Q_C, Q_D : Output Bits


\hookrightarrow LSB $\quad \hookrightarrow$ MSB

- $\overline{\text{LD}}$: Synchronous LOAD


Note: 74HC161: Identical except has an asynchronous clear

Counter Examples:

(a) Cascading Counters



(b) Counting to strange numbers



Can you make it count to ten?

START: $0_{10} : 0000$

END: $9_{10} : 1001$

START: $0_{10} : 0000$

$Q_D Q_C Q_B Q_A$

$Q_D Q_C Q_B Q_A$

0001

0010

0011

0100

0101

0110


0111

1000

1001 → ASSERT CLR

ON NEXT CLOCK EDGE

(c) Another method to count to ten:



START: $6_{10} : 0110$

END: 15_{10}

$Q_D Q_C Q_B Q_A$ 6_{10}

0110

0111

1000

1001

1010

1011

1100

1101

1110

15_{10}

ON NEXT CLOCK EDGE

LOAD asserted

RCC HIGH

Today in Lab: 16-bit counter

- * Will be "address counter" for your computer
- * Made from Programmable Array Logic - not from HC163's
- * A few Extra features ~~&~~ more than the '163:
 - 3-state outputs (controlled by \overline{OE} "output enable")
 - Asynchronous LOAD (controlled by \overline{LD} , contrast with $\overline{SYNC LD}$)
 - UP/Down Counting Control (controlled by $\overline{UP/Down}$)

(1) Finite State Machine

- A device or program that walks through a predictable sequence of states
- Gives us a formalized way to design and build complex sequential circuits
- In hardware, built from flip-flops and combinatorial logic (logic gates)
 - ↳ Q's of the flip flops combine to form state
 - ↳ n flip flops allows 2^n states
- A great tool for computer programming as well!

Example: • Sketch a design for a 2-bit sync UP/DOWN Counter.

If $\overline{\text{UP/DOWN}} = 1$, should count up
 $= 0$, should count down

- Should include an async clear
- Should include CARRYOUT that is asserted at highest state when counting up and lowest state counting down.

(a) How many states do we need?

Count to 4 \Rightarrow four states

How many flip-flops?

$$2^n \geq 4 \text{ states}$$


$$n = 2 \text{ flip flops}$$

(b) Draw a directed graph for the FSM. Mark the reset state with a note. Show outputs for each state.

Note: * graphs are an important concept in discrete mathematics.

* graphs have nodes and edges

* in directed graphs, edges have direction



(c) Put Directed Graph into Present State / Next State Table

PS	NS		CARRY OUT
	IN=1	IN=0	
A	B	D	0 if IN=0
B	C	A	1
C	D	B	1
D	A	C	0 if IN=1

(d) Assign Binary Values to the States

	Q_1	Q_0
A	0	0
B	0	1
C	1	0
D	1	1

- Somewhat left to your choosing but considers choices made previously (Reset and output choices)

Redraw PS/NS Table in terms of binary values:

PS Q_1, Q_0	NS	
	$I_n = 1$ D_1, D_0	$I_n = 0$ D_1, D_0
00	0 1	1 1
01	1 0	0 0
10	1 1	0 1
11	0 0	1 0

(e) Find D_0 & D_1 in terms of Q_1, Q_0 , and I_N .

- Use SUM of Products

$$D_0 = \overline{Q_0}$$

$$D_1 = \overline{Q_1} Q_0 I_N + Q_1 \overline{Q_0} I_N + \overline{Q_1} \overline{Q_0} \overline{I_N} + Q_1 Q_0 \overline{I_N}$$

$$= Q_1 (\underbrace{\overline{Q_0} I_N + Q_0 \overline{I_N}}_{\text{XOR}}) + \overline{Q_1} (\underbrace{Q_0 I_N + \overline{Q_0} \overline{I_N}}_{\text{NOT XOR}})$$

Q_1 XOR'D with XOR of $\overline{I_N}$ & Q_0


Note:
 $\overline{A}B + A\overline{B} = \overline{A}B + AB$

(f) Show the combinatorial function for the output:


$$\overline{\text{CARRYout}} = \overline{Q_0 Q_1 \text{IN}} + \overline{Q_0 \overline{Q_1} \overline{\text{IN}}}$$

(g) Draw the circuit!

• Start with the flops:




Another way:



(2) Combinational Devices


(2:) Decoders! \Rightarrow A binary value is the code
 n -digits can represent 2^n numbers
 Chooses its output based on
 the input code



\overline{EN}	A	B	Q_0	Q_1	Q_2	Q_3
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0
1	X	X	1	1	1	1


Another Decoder:

74LS247: Binary to Seven-Segment Display Decoder



inputs from 0_{10} to 9_{10}

(2:) Encoders: Set an output code based on which input is asserted



74HC147
 10:4 encoder


- Output is 1111 if no input is asserted
- Inputs have ranking or priority system. "I" has highest priority.

- (3) Memory: - An array of flip flops (or other device that can store a bit of information)
- Organized in a way to limit the number of physical lines needed to store and access the information.


(a) Building Block "Register"

(b) Tile the building blocks


• Each register has an address!



- 8 flip flops so 8 bits of memory
- Has 3-state output



- Only one register outputs to the data line at a given time.
- Internal logic prevents mutual assertion of \overline{OE} & \overline{WE}
- Only write or read - can't do both at same time.




Summarize:

- 2 rows and 2 columns
- Each register has 8 bits of memory
- 4×8 bit memory = 32 bits!
- 2 address lines (A_0 & A_1)
- 8 data lines
- WE^* controls writing, OE^* controls output

In lab today

- 64 rows and 512 columns of ^{8-bit} registers
- \rightarrow 32K x 8 bit memory
- 15 address lines (A_0, A_1, \dots, A_{14})
- 8 data lines
- OE^* Output enable
- CS^* Chip Select
- WE^* Write enable.

State Machine Example :



- A: RESET 00
- B: ELECTED 11
- C: PASS BILLS 01
- D: SCANDAL 10

P.S.	N.S.	
	IN=1	IN=0
A	B	A
B	C	C
C	A	D
D	A	D

P.S. Q ₁ Q ₀	N.S.	
	IN=1 P ₁ D ₀	IN=0 S ₁ D ₀
00	11	00
11	01	01
01	00	10
10	00	10

Find D₀ & D₁ in terms of Q₀, Q₁ & IN


$$D_0 = IN \cdot \bar{Q}_1 \bar{Q}_0 + IN Q_1 Q_0 + \bar{IN} \cdot Q_1 Q_0$$

$$D_1 = IN \bar{Q}_1 \bar{Q}_0 + \bar{IN} \bar{Q}_1 Q_0 + \bar{IN} Q_1 \bar{Q}_0 = IN \bar{Q}_1 \bar{Q}_0 + Q_1 Q_0 (IN + \bar{IN})$$

$$= IN \bar{Q}_1 \bar{Q}_0 + \bar{IN} (Q_1 Q_0 + Q_1 \bar{Q}_0)$$

$$= IN \bar{Q}_1 \bar{Q}_0 + \bar{IN} (Q_1 \oplus Q_0)$$

XOR



(1) Digital to Analog Conversion

- The goal: Create an analog signal proportional to a digital code.
- The ideal: 2-bit 10V full scale ^{is a} DAC ^{converter}


Input Code	Output Analog
00	0V
01	0V 3.33V
10	0V 6.66V
11	0V 10V

For illustration, 3-bit 10V full scale

Input Code	Output Analog
000	0
001	1.4
010	2.8
011	4.2
100	5.6
101	7
110	8.4
111	10V

note rounding

- Method 1: Binary Weighted Resistor DAC




A	B	Vout
0	0	0
+5V	Z	$\frac{1}{2} 5V \approx 0.24V$
Z	+5V	$\frac{1}{1} 5V \approx 0.45V$
+5V	+5V	$\frac{3}{2} 5V \approx 0.65V$

$$V_{out} = \frac{100 \Omega}{2/3k + 100 \Omega} 5V$$

Issues: Non-linearity + 3-state requirement


Method 2: Op Amp Summer



$$V_{out} = -\left(\frac{V_A}{2} + V_B\right)$$

B	A	V _{out}
0	0	0
0	+5V	-2.5V
+5V	0	-5V
+5V	+5V	-7.5V


The challenge with this approach is scalability.



← If this resistor is too big,

I_{bias} starts causing errors

Method 3: Thermometer DAC



• LOTS of resistors


• LOTS of switches

2ⁿ # of switches!

16 bits = 65,536 switches

• Fast and high precision - but hard to make

Method #2 : Single-Slope Converter



$$t_s = \frac{1}{f_{clk}} \cdot CTS$$


CTS is value stored in Q's

in reality, use more bits & higher clock

Note: Dual-Slope Converter is better, with a similar approach.

- Eliminates errors in comparator
- Reduces or eliminates some kinds of noise

Method #3 : Binary Search ~~ADC~~



• Similar to serial to Parallel converter

• On first clock tick after we start converting

- Q = 01111111 $\approx 127_{10}$
- Q = ~~10111111~~ $\approx 190_{10}$
- Q = ~~10011111~~ $\approx 159_{10}$
- Q = 10001111 = 143_{10}

$\frac{143}{255} \cdot 5 = 3.33V$

$\frac{160}{255} \cdot 5 = 3.13$

DAC maps 8 bits to 5V fullscale

Assume $V_{in} = 3V$


Only 7-steps set to sleep

(3) Phased ~~Loop~~ Locked Loop

- Uses feedback, not on voltage, but on frequency!
- Used for multiplying frequency & extracting noisy signals
- Ingredient #1: Phase Detector


↳ Outputs a signal whose average value is proportional to the phase difference

↳ Type I: XOR Gate



↳ Type II: Edge-Sensitive


- Ingredient #2: Low-Pass filter
 - This extracts the average value from the phase difference signal
- Ingredient #3: Voltage controlled Oscillator
 - Output frequency is a function of input voltage
- Ingredient #4: Frequency Dividers, if desired.



- If we set the circuit up properly, then the circuit "locks" onto the input frequency and $f_{replica}$ matches f_{in} .
- Feedback minimizes phase difference between $f_{in} \neq f_{replica}$
- We can get some higher frequency, $f_{multiplied}$, as an output

(1) MOSFETS

Know this!



- Doping changes electrical properties of semiconductors

n+ : heavy doping of excess electrons
 p : doping of holes


- Apply V_{GS} attracts electrons and forms channel that can readily conduct current (switch is closed state)

$V_{GS} > V_T$ Switch is closed

$V_{GS} < V_T$ Switch is open
 when $V_{DS} > 0$, current can flow


* MOSFETS have very high input impedance!
 ($10^{12} - 10^{14} \Omega$)

(2) Logic Gates




These just come from transistors.

I.e. CMOS NAND:



A	B	Out	NOTES
0V	0V	5V	(1) and (2) are on
0V	5V	5V	(1) and (4) are on
5V	0V	5V	(2) turns on
5V	5V	0V	(3) and (4) on

(3) Conversion from Analog World to Digital World: "Logic Levels"




- We're guaranteed that a CMOS OUTPUT High is at least 4.9V and a LOW is no more than 0.1V.
- We're guaranteed that V_{in} from 3.5 to 5V will be treated as a High and V_{in} from 0 to 1.0V will be treated as low


(4) "Universal Gates" NAND and NOR

↳ You can build any other logic gate using only NAND or NOR.


- NAND inverter (NOT from NAND)




- AND from NANDs




- OR from NANDs



- NOR from NANDs




- XOR from NANDs



(5) Boolean Algebra

- De Morgan's Theorem: You can change the gate type from AND to OR or vice versa if you also invert all inputs and outputs.




$$\overline{A} \overline{B} = \text{OUT}$$

$$\overline{A + B} = \text{OUT}$$

$$\overline{A} \overline{B} = \overline{A + B}$$

Ex 2



$$\overline{A + B} = \text{OUT}$$

$$A \overline{B} = \text{OUT}$$

$$\overline{A + B} = A \overline{B}$$

- Misc. Identities

$$\left. \begin{array}{l} A + \overline{A} = 1 \\ A \overline{A} = 0 \\ \overline{\overline{A}} = A \end{array} \right| A + \overline{A} B = A + B$$

- Truth Tables: Giving some input/output relationship in table form

Ex. 1

A	B	OUT
0	0	0
0	1	1
1	0	0
1	1	0

"Out is high ~~only~~ if A is low and B is High"

$$\text{Out} = \overline{A} B$$

Ex. 2

A	B	OUT
0	0	1
0	1	1
1	0	0
1	1	1

(1) STATE the logic in words

OUT is High if A is Low and B is Low
 or if A is Low and B is High
 or if A and B are both High.

(2) Convert to compact logic expression

$$OUT = \bar{A}\bar{B} + \bar{A}B + AB$$

(3) Simplify

$$OUT = \bar{A}(\bar{B} + B) + AB$$

$$= \bar{A} + AB$$

$OUT = \bar{A} + B$

(6) Binary and Hex Representations

- Unsigned Binary

- Signed Binary (Two's Complement)

↳ Treat the MSB as a negative number and add it to the rest of the number

Ex. 0b100 = -4

0b0100 = 4

Be careful with leading zeros!

- Truncation! This is not rounding. It is keeping certain bits and throwing away others

Ex. 0xA97

Truncate to ^{the} 8 least significant bits:

We get: 0x97


Truncate the ~~the~~ ^{most significant} 4 bits:

We get: 0x97

Truncate = "Remove" or "Eliminate"

(7) D Flip Flop (MID : Most Important Device)



How it works





- At a rising clock edge, data gets transferred from D to Q.
- \bar{Q} is always inverse of Q.
- Set and Reset are async function (does not depend on the clock)

Examples:

What happens at next pos. clock edge?




\rightarrow Set drives $Q = 1$
 $\bar{Q} = 0$
 Reset drives $Q = 0$
 $\bar{Q} = 1$



HC4040 - 12 bit ripple counter


(8) Ripple Counter:



- Together is a $\div 8$
- Equivalently think of as counting to 8.

~~(9) Synchronous Counter~~


(9) Toggle Flop




IN	Q	D	
0	0	0	} hold
0	1	1	
1	0	1	} toggle
1	1	0	

(10) Synchronous Counter

"Synchronize Your Watches"




Review 74163 functions:



- \overline{CLR} : Sync Clear
- \overline{LD} : Sync LOAD
- ENT, ENP: Carry In (enables counting)
- RCO: Carry Out (indicates that the counter is full)
- A, B, C, D: Parallel load inputs "Data inputs"
- Q_A, Q_B, Q_C, Q_D : Output bits
- CLK: Clock

Example: Assume all Q's start at 0



(a) What are the values of Q's after the next clock tick?

$Q_A = 1 \quad Q_B = 0 \quad Q_C = 0 \quad Q_D = 0$

(b) What if ENT/ENP = 0V?

$Q_A = 0 \quad Q_B = 0 \quad Q_C = 0 \quad Q_D = 0$

(c) What if $\overline{LD} = 0V$?

$Q_A = 0 \quad Q_B = 1 \quad Q_C = 0 \quad Q_D = 1$

(d) What if $\overline{CLR} = 0V$?

$Q_A = 0 \quad Q_B = 0 \quad Q_C = 0 \quad Q_D = 0$


(e) Now assume Q's are all 1. What is the value of RCO? And what are the values of Q's after the next clock edge?

$RCO = 1 \quad Q_A = 0 \quad Q_B = 0 \quad Q_C = 0 \quad Q_D = 0$

* Internally of 163. Load doesn't work?

Counter Overflows and starts again!

(II) Shift Register



Assume all Q's start LOW
and IN is High.

As many
flops as
you want!

(a) What are the Q values after the next clock tick?

$$Q_0 = 1 \quad Q_1 = 0 \quad Q_2 = 0 \quad Q_3 = 0$$


(b) Next clock tick?

$$Q_0 = 1 \quad Q_1 = 1 \quad Q_2 = 0 \quad Q_3 = 0$$

(c) How many clock ticks does it take to fully shift in data to our four bit register?


4 clock ticks for the 4-bit register

(12) Three State Buffer





A	\overline{OE}	Y
1	0	1
0	0	0
1	1	Hi-Z
0	1	Hi-Z

(13) Transparent D Latch



LEN **74HC573** \overline{OE}
 Latch Enable Output Enable

(14) Decoders & Encoders




- Decoders assert a single output, based on the input code
- Encoders expect a single input, and set an output code based on which one is asserted.

(15) RAM: Decoding, three states, Latching ... just logic gates ... just *transistors*

Programmable Logic:

(1) Simplest view: 2 inputs and 1 output

"Combinatorial Programmable Array Logic"



Note: Only connections #1 through 8 are available. Other bubbles should not be present. Bad to float inputs to AND gates? Maybe get connected to GND or VDD in programming?

- Each open bubble gives you a design choice!

- Ex. XOR: $OUT = A\bar{B} + \bar{A}B$

connect (1) & (2) then (6) & (7)


- Ex. $OUT = \bar{A}B + A\bar{B}$

connect (3) & (4) then (5) & (8)

- Ex. $OUT = A + B$

Leave as exercise

for the reader... connect (1) and (7)




(2) Next step in complexity:

- Add 3-state buffer to the output
- Feed back the output to the logic array


(3) Next step: Registered (PL) - Programmable Logic
 Example: Latched 4-input multiplexer

Details Below →



- When we draw a "•" it means we connect an input to the respective AND Gate


actually 12 lines into the AND GATE!



(4) ~~One~~ One more level of complexity: Improve output stage

MacroCell

We select what muxes do in programming




Can use to make any of our digital devices: counters, shift registers etc.

From adjacent Macrocell

- To program, use a "Hardware Description Language"
 i.e. Verilog, VHDL

(2) Arithmetic Logic Unit (ALU)


Version 1: Half Adder



In		Out	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

↖ To make reverse? clearer?

Version 2: Full Adder




A	B	C _{in}	S	C _{out}
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1

"S = A + B + C_{in}"


~~C_{out} = not(S, C_{in})~~

In math form



⇒ Next step would be to add 2-bit values
 A = A1 A0
 B = B1 B0

Simple ALU



- Add More operations to get a more functional computer!


For Our Computer, A and B are each 8 bits!

Instruction Code is also 8 bits!

256 possible instructions ($I_7 \dots I_0$)


Expected things such as: ADD, SUBTRACT, MULTIPLY, DIVIDE, COMPLEMENT, AND, OR, XOR, INCREMENT, DECREMENT, NOT "invert"

Note: Other instruction codes are reserved for manipulating internal registers, I/O, or external memory.



- For OUR COMPUTER, we store the instructions in External RAM
- Each Machine Cycle, which is typically 4 clock cycles for our μC , the μC executes the instruction at the current address, and then goes to the next address.

* Typically the μC just advances to the very next location in memory.



* But, some instructions allow us to jump to a different location in memory

↳ Allows Looping!

Typically 2 or more instructions

- For example:
- 1ST ONE says: next instruction will contain address to jump to.
 - 2ND $\frac{1}{2}$ is: Address to jump to
3RD

A couple notes on today's Lab

GLUE LOGIC: Interfaces Different parts of the ~~MC~~ Computer

STEP LOGIC: Lets us advance a single Machine Cycle at a time. So we can see what's happening.


\overline{BR} is a switch on the keypad that chooses whether you or the MC has control over the Address and Data lines.

Asserting \overline{BR} should bring you back to where you were at end of memory lab.

At the end of class today you should have a working MC running a simple program.

3.2 Micro II: Dallas DS89c430 architecture and assembly language

- In our Computer, we use an 8051 variant, the Dallas DS89C430
- User Guide & Datasheet for the Dallas Board



- DPTR = [DPTR0, DPTR1]
- Only the ALU can change memory data

Special Function Registers (SFRs)

↳ All peripherals and operations that are not explicit instructions in the μC are controlled via SFRs.


↳ They control individual functions or can report a function's state.

↳ Each is 1 byte.

PSW:
Program Status Word

DPH: DPTR1
DPL: DPTR0

Internal Address



128 Bytes
STOP: Sleep
IDLE: Hibernate

80 Bytes


16 bytes

8 bytes

8 bytes

8 bytes

8 bytes



Bit addresses
128 bit addresses

128 Bytes

- Only one register bank is used at a time.
- Reg Bank 0 used by default

(3) Instruction Set


- Each instruction has a code, often called an "opcode"
 - ↳ 256 codes for the 8051

A: ACCUMULATOR
"ACC"



Opcode	Description	Mnemonic	OPERANDS
0x00	No Operation	NOP	
⋮			
0x02	Long Jump	LJMP	addr16
⋮			
0x04	Increment the Accumulator	INC	A
⋮			
0xE8	Move Memory from R0 into A	MOV	A, R0
⋮			
0xFF	Move Memory from A into R7	MOV	R7, A

Machine Code ← [0xFF] → Equivalent statements but Assembly is easier to read. → [MOV R7, A] Writing at "Assembly Language"

(4) Assembly Language



This loads 8000h into DPTR. DPTR points to external data and I/O



- Go find the data living at the address stored by DPTR and dump it into the ACCUMULATOR

4

MOVX @DPTR, A → Output the data stored
in the Accumulator to
the address specified
by DPTR.

Topics 10 Summer 2017

(1) Review The Tiny Test Program (end of 20L)

	Program	Assembly
LOC	OBJ	↓
00	800E	SJMP, OE
10	00	NO?
11	80FD	SJMP, FD

AJMP
"Absolute Jump"

rel address for jump

(1) Address
0000 80
0001 0E

(2) SJMP: Jumps from Address where it would have found its instruction if there wasn't a jump.

(1) We want to goto 10h = 16₁₀
 Would have gone to 02h = 2₁₀

$$\frac{16_{10}}{2_{10}} \Rightarrow 1110_2 = 0Eh$$

(2) We want to goto 10h = 16₁₀
 would have gone to 13h = 19₁₀

$$\frac{19_{10}}{3_{10}}$$


(i) Write out the positive version of the # 0b00000011
 (ii) Flip all the bits : 0b11111100
 (iii) Add one : 0b11111101
 F D
 FDh

(2) I/O Decoding - We want to add peripherals
 Our Computer:

- All peripherals attach to the data bus
- To avoid conflict, we need a way to enable and disable individual devices.
- Control lines: (Outputs from μC)

- mouse
- printer
- keyboard
- microphone
- camera
- Display
- Touch input device
- flash drive

WR^* , RD^* , $PSEN^*$, $A15-A0$



How do we generate \overline{INO} , \overline{INI} , etc.?


WR^* means Processor Write
 RD^* means Processor Read

} μC is self-centered

Use the address lines! Treat I/O just like you would memory!


For our computer, we have 16 address lines

↳ 65,536 addresses!




The general idea:



Ex. \overline{INO}



Ex. $\overline{OUT0}$



What we do:



This moves I/O to very top of address space

In Our computer:

- 0x8000 \Rightarrow $\overline{IN0}$ and $\overline{OUT0}$
 - 0x8FFF \Rightarrow $\overline{IN0}$ and $\overline{OUT0}$
 - 0xFFFF \Rightarrow $\overline{IN0}$ and $\overline{OUT0}$
- Only looking at A15, A1, and A0.

Try Program To interact with Peripherals

Address	Machine Code	Assembly Code
0x 0028	908000	MOV <u>MOV DPTR, #8000h</u>
0x 002B	E0	MOVX <u>MOVX A, @DPTR</u>
0x 002C	F0	<u>MOVX @DPTR, A</u>
0x 002D	80FC	SJMP.

Handwritten notes:
 - This line just saves the address of general I/O inputs from I/O.
 - generates RD or WR.
 - outputs to OUT0 generates WR.

Want to go to 0x2B = $\times 11_{10}$
 Would go to ~~0x30~~ 0x2F = $\times 15_{10}$
 $\checkmark = -4_{10} \Leftrightarrow 0xFC$
 $-3_{10} \Leftrightarrow 0xFD$

(3) Conditional Branching in Assembly

↳ FOR loops, while loops, IF STATEMENTS

Example: JNB, JB : Jump if Bit set/not set "if statement"

DJNZ : Decrement Jump Not Zero "for loop"

CJNE : Compare JUMP NOT EQUAL "while loop"

Note: "8051 Instruction Set" is an important resource

(4) Subroutines : A program within a program

ACALL : Absolute Call

LCALL : Long Call

(5) When we use subroutines, we often employ the stack.

Stack: Temporary Storage Area located in internal RAM.

↳ Location is controllable by you via the Stack Pointer SFR


Lab Today:
 21.L.1.4, 21.L.1.5, 22.L.1.1, 22.L.1.2

3.4 Micro IV: Ports and Interrupts


Interrupt: A hardware or software event that jumps us to a special kind of subroutine

Why? Say you are monitoring an input pin and want to respond very quickly ($\sim \mu s$), but say the event only occurs every few seconds


Your PROGRAM w/o interrupts:



Your Program with Interrupts




In Hardware : Look at Port3 output stage



Our μC has two \int interrupts available:

- external
- INT0 : Port3 Pin 2
- INT1 : Port3 Pin 3

To Configure these Pins as Interrupts, use Interrupt Enable (IE) Special Function Register



ISRs Must be at known locations in program memory.

"Interrupt Vectors" - ISR Locations.

ISR for INTO default location is $0x0003h$ in program memory
ISR for INT1 default location is $0x0013h$ →

Note, INTO has higher default "priority" but you can choose!

(3) ADC/DAC on your Computer

